English
SystemC finds new horizons
Richard Goering, EE Times
(02/27/2006 9:00 AM EST)
San Jose, Calif. -- An open-source architectural-description language from Brazil that promises to take SystemC in new directions was outlined at the North American SystemC User's Group (Nascug) meeting here last week. SystemC may also extend its reach with a synthesizable subset and a new proposal for an analog/mixed-signal version of the language, other presenters said.
Rodolfo Jardim de Azevedo, assistant professor at the Institute for Computing at the State University of Campinas (Brazil), presented ArchC as a language that provides a fast and easy way to model processors. Built on top of SystemC, ArchC can generate simulators and assemblers. Support is available now for processors including MIPS, Sparc v8, PowerPC and 8051, with ARM support slated for March.
"There's a whole set of tools yet to be defined to go on top of SystemC, and this [ArchC] is an example," said Nascug chairman Jack Donovan. "Everyone is trying to understand ways to do faster modeling."
(02/27/2006 9:00 AM EST)
San Jose, Calif. -- An open-source architectural-description language from Brazil that promises to take SystemC in new directions was outlined at the North American SystemC User's Group (Nascug) meeting here last week. SystemC may also extend its reach with a synthesizable subset and a new proposal for an analog/mixed-signal version of the language, other presenters said.
Rodolfo Jardim de Azevedo, assistant professor at the Institute for Computing at the State University of Campinas (Brazil), presented ArchC as a language that provides a fast and easy way to model processors. Built on top of SystemC, ArchC can generate simulators and assemblers. Support is available now for processors including MIPS, Sparc v8, PowerPC and 8051, with ARM support slated for March.
"There's a whole set of tools yet to be defined to go on top of SystemC, and this [ArchC] is an example," said Nascug chairman Jack Donovan. "Everyone is trying to understand ways to do faster modeling."
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- UK Judge Finds Conversant Wireless' European Standard-Essential Patents Infringed by Huawei and ZTE
- NanoSemi Relies on OneSpin Automated Formal Verification Tools to Verify SystemC Designs for 5G ASICs
- U.S. Court Finds Apple Infringed Qualcomm IP
- Analysis: Dialog finds a better way out from under Apple
- SystemC Ecosystem gets boost with Accellera's new SystemC CCI 1.0 Standard
Breaking News
- Efabless & OpenROAD Advance Commercial Open Source Chip Design
- Silicon Wafer Shipments Reach New High in Second Quarter 2021, SEMI Reports
- SmartDV Leads Industry with Greatest Number of Design and Verification MIPI Protocol Standards Solutions for Mobile Applications
- IC Insights Forecasts a 21% Surge in IC Unit Shipments This Year
- Ampere to Acquire OnSpecta to Accelerate AI Inference on Cloud-Native Applications
Most Popular
- Cadence Announces Anirudh Devgan to Become CEO in December 2021; Lip-Bu Tan to Transition to Role of Executive Chairman at That Time
- Cadence Tensilica Xtensa Processors Address Most Stringent Automotive Functional Safety Requirements with Full ISO 26262 Compliance to ASIL-D
- Ampere to Acquire OnSpecta to Accelerate AI Inference on Cloud-Native Applications
- JEDEC Publishes New and Updated Standards for Low Power Memory Devices Used in 5G and AI Applications
- TU Dresden, University of Manchester and GlobalFoundries Announce SpiNNaker2, a Breakthrough in AI Cloud Systems, Bringing Real-Time AI with below Millisecond Latency and high Energy Efficiency to Cloud Scale