French startup, Cortus SA, offers compact 32-bit RISC
(02/27/2006 11:22 AM EST)
LONDON — A French startup company, Cortus SA, has developed a highly compact 32-bit RISC processor for embedded applications which it has begun offering for license.
The company, with R&D in Montpellier, France and an office in Redwood City, California, also offers IP around its processor core for applications in consumer, automotive and chip card applications including image processing acceleration and cryptography.
E-mail This Article | Printer-Friendly Page |
|
Cortus Hot IP
- High performance, flexible, extendible 32 bit microcontroller core featuring exc ...
- Very High Performance Embedded Microcontroller with Dual Issue Pipeline
- Floating Point Processor for Embedded Systems
- Compact Implementation of the RISC-V RV32IMC ISA
- Energy efficient, small footprint, excellent code density, 32 bit microcontrolle ...
Related News
- Toshiba licenses ARM Cortex-M3 32-bit RISC processor for ASIC and ASSP applications
- CAST Offers PCI Express Model, Highlights APS 32-bit Processor Cores at DAC 2007
- CAST Releases DSP Coprocessor for Cortus APS 32-bit Processor Cores
- E2v Chooses 32-bit Processor for Upcoming Products: the Cortus APS3 Core from CAST
- Cambridge Consultants introduces new tools to accelerate software development for XAP3 32-bit RISC core
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?