PLDA PCI Express IP Chosen by EVE for Zebu Prototyping Platform
San Jose, Calif., February 28, 2006 — PLDApplications (PLDA) today announced a partnership with EVE, an agreement to embed PLDA’s x4 PCIe™ Xpress intellectual property (IP) in ZeBu, EVE’s hardware-assisted verification platform.
The market-proven PCI-SIG™ compliant x4 PCIe Xpress IP offers a high-performance architecture in a highly configurable RTL-level function. Available as an Endpoint, Root Port, Switch, or Bridge, the Xpress IP is a secure and proven solution verified with multiple VIP vendors and interoperable with all of the main PHY IP vendors.
EVE’s ZeBu (for Zero Bugs) offers a new approach to system verification that combines the best aspects of traditional emulation and rapid prototyping systems into a s ingle unified environment for both ASIC/SoC debugging and embedded software validation. With the integration of PLDA’s Xpress IP, ZeBu now supports extremely fast verification of PCIe-based SOC designs.
“The margin of error for a verification tool is practically zero, which makes our choice of third-party IP so critical,” explains Luc Burgun, chief executive officer and president of EVE. “We chose PLDA to meet our PCI Express IP needs in large part because they have a reliable and market-proven solution that meets our high standards. And because our collaboration is for a perpetual license, we have a guarantee that we can confidently build our products on that trust.”
Since the earliest introduction of the PCI Express protocol, PLDA has consistently listed products on the PCI-SIG integrator list. Today, PLDA has sold over 100 PCI Express licenses and offers three families of PCI Express IP that support x1, x4, and x8 Lanes for Root Port, Endpoint, Bridge, and Switch configurations. The best-selling IP for PCI-X / PCI (PLDA was ranked #1 PCI vendor by Gartner Dataquest, 2005) includes a client list of over 1,000 satisfied customers worldwide.
About PLDA
PLDA designs and sells a wide range of ASIC and FPGA interfacing solutions for the PCI and derivative markets (PCI Express, PCI-X, and PCI). The company offers complete solutions to a global market, including IP cores, hardware, software, consulting services, and comprehensive technical support provided directly by the IP designers. For additional information about PLD Applications, please visit http://www.plda.com.
About EVE
EVE offers the fastest verification and most cycles per dollar by combining the best aspects of traditional emulation and rapid prototyping systems into a single, unified environment for ASIC and SoC debugging, and embedded software validation. Its headquarters in the United States is San Jose, Calif. Telephone: (408) 881-0440. Fax: (408) 904-5800. Its corporate headquarters is located in Palaiseau, France. Telephone: (33) 1 64.53.27.30. Fax: (33) 1 64.53.27.40. Email: info@eve-team.com. Website: http://www.eve-team.com.
|
Related News
- PLDA Announces Gen4SWITCH - The Industry's First PCI Express 4.0 Platform Development Kit (PDK)
- Northwest Logic's PCI Express Gen3 Core and S2C's Virtex-7 ASIC Prototyping Platform fully validated together
- DINI Group Verifies Compatibility of Northwest Logic's PCI Express Cores with Virtex-7 ASIC Prototyping Platforms
- Aldec Verifies Compatibility of Northwest Logic's PCI Express Cores with HES-7 SoC/ASIC Prototyping Platform
- PLDA's Scalable x8 250 MHz PCI Express IP Chosen by Tehuti Networks for 10 Gigabit Ethernet TCP/IP Accelerator
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |