32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
JEDA Donates OCP Checker To OCP-IP
The OCP checker is constructed using JEDA's NSCa (Native SystemC assertion) solution. It can be plugged into an existing SystemC modeling or verification framework with minimal effort. During a simulation, the checker monitors OCP interfaces, checks the protocol compliance and reports violation conditions on-the-fly. In addition, the assertion summary coverage information can be used to measure a testbench's OCP protocol coverage.
Users can download the free checker and a demo version of NSCa at www.jedatechnologies.net.
"We see a vision match between OCP-IP and JEDA in System Level design methodology where we can apply our innovative technology to OCP in the real world. JEDA is committed to support OCP-IP and will continue to actively participate and contribute in the OCP-IP System Level Design and the Verification working groups," said Eugene Zhang, President and CEO of JEDA Technologies.
"OCP has a robust, thriving infrastructure supported by numerous independent, leading-edge companies that provide excellent services and products," said Ian Mackintosh, president OCP-IP. "Through the support and donations of our member companies, such as JEDA Technologies, we continue to make available the latest tools and services necessary for convenient adoption, deployment and implementation of the OCP standard."
About NSCa
NSCa is a native C++ assertion product that easily integrates to SystemC and provides a natural verification extension to the current SystemC 2.1. NSCa facilitates the discovery of bugs at the system level design phase and assures functional models are correct before methods like high-level synthesis or system to RTL equivalence checking are used. This results in time and cost savings by speeding bug discovery at the system level before propagation to RTL.
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants include: Nokia (NYSE:NOK - News), Texas Instruments (NYSE:TXN - News), Toshiba Semiconductor Group (including Toshiba America TAEC), and Sonics. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is affiliated with the VSI Alliance.
For additional background and membership information, visit www.OCPIP.org.
About JEDA Technologies
JEDA Technologies, founded in 2002, is the "System-Driven Verification Automation Company" focused on providing automation tools for SystemC based designs. The JEDA founding team, Eugene Zhang, CEO; Atsushi Kasuya, CTO and Chief Architect; and Teshager Tesfaye, Director of Product Development are the core team that invented Vera at Sun in 1993. Atsushi was the author of all of the original Vera patents. This is the third generation of verification automation tools developed by the JEDA team. The Los Altos team is augmented by a 17 person development team in Beijing, China. For more information, please visit www.jedatechnologies.com.
|
Related News
- OCP-IP Releases New OCP Checker as Part of CoreCreator II Tool
- OCP-IP Releases OCP Debug Socket Specification 2.0
- OCP-IP Releases OCP 3.1 Specification into Member Review
- OCP-IP Highlights Successful Implementation of Advanced OCP Features in Leading-Edge Designs
- OCP-IP Partners with Duolog Technologies to Provide OCP Performance Analysis Solution
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |