LDO Voltage Regulator, 250 mA, Adjustable 0.45 V to 0.9 V Output
IP in China: Opportunity and Risk
Electronic News
NEW YORK -- The path to China’s opportunity is still shadowed by ambiguity, at least concerning intellectual property.
That was the result of a recent panel this week, moderated by George Scalise, president of the Semiconductor Industry Association, and featuring Mike Fister, CEO of Cadence Design Systems; Laura Stark, VP of platform solutions at Rambus; and Rob Mains, senior distinguished engineer and CTO for design automation at Sun Microsystems.
“China is very strong in manufacturing right now, but they are going to evolve and emerge as a major player across the board,” Stark commented. “They have the intellectual capability and the phenomenal numbers of trained engineers over there.”
Related News
- U.S. Passes CHIPS Act, Increasing Restrictions on China Lead to Rising Geopolitical Risk, Says Trendforce
- Imagination Inquiry Exposes Wider Risk of IP Sales to China
- China GDP and PMI Contraction A Risk Factor For Global Economy
- China shows it takes Imagination opportunity seriously
- CCID Consulting Forecasts IP Core Will Be an Opportunity for China's Chip Design Industry
Breaking News
- PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
- VESA Releases Compliance Test Specification Model for DisplayPort Automotive Extensions Standard
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Kyocera Licenses Quadric's Chimera GPNPU AI Processor IP
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
Most Popular
- Numem Appoints Former Intel Executives to Leadership Team
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
- Agile Analog appoints CEO to drive growth
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
- Cadence Accelerates Physical AI Applications with Tensilica NeuroEdge 130 AI Co-Processor
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |