GDA Announces PCI Express Gen II (Version 0.7) Technology Compliance
INTEL DEVELOPER FORUM, San Francisco -- March 8, 2006 -- GDA Technologies, a fast-growing supplier of Intellectual Property (IP) and Electronic Design Services (EDS), today announced the availability of Gen II (Version 0.7) Compliant PCI Express Interface Controller (GPEX), featuring a highly flexible and configurable design targeted for end-point, root complex, switch, and bridge implementation. The controller architecture is carefully tailored to optimize link utilization, latency, reliability, power consumption, and silicon footprint.
The GPEX is notable as well for its compatibility with the maximum number of entries on the Integrators List--more than any PCIe IP provider--with added distinction of being the only Switch Controller IP and only x8 Solution for V2P on the Integrators List. And developers won't have to wait long--the Beta version of the Gen II (Version 0.7) compliant GPEX core is expected to be available by the end of March.
GDA's latest noteworthy development solution, the GPEX allows licensees to easily migrate among FPGA and standard cell technologies at optimal rates. The Gen II (Version 0.7) compliant version of GPEX is also compatible with earlier versions of GPEX at its application interface, therefore allowing seamless transition to GEN II for the existing designs. The GPEX's flexible backend interface makes it easy to integrate into a wide range of applications, in fact, with highly scalable bandwidth available via a configurable number of lanes (1 to 32), bus width (32, 64 and 128), and clock frequencies, the GPEX may well be the most versatile implementation IP ever built.
“We are committed to provide the leading design IP solutions for PCI Express GenII,” said Ravi Thummarukudy, VP and GM of the IC Division at GDA. “Our solution, which is verified for functionality, compliance, and interoperability against industry-leading PCI Express Verification IPs, enables our customers to minimize design risk and reduce time-to-market for high-performance PCI Express GenII-based products.”
The controller's simple, configurable and layered architecture is independent of application logic, PHY designs, implementation tools and, most importantly, the target technology itself. GDA's solution allows the licensees to easily migrate among FPGA and standard cell technologies optimally, and the controller's flexible backend interface makes it easy to be integrated into wide range of applications.
About GDA Technologies, Inc.
GDA Technologies Inc. is a leading design services company with high value IP, value added design services and flexible engineering resources for the embedded, networking, and consumer electronics market segments. GDA has developed many high performance IP cores for compute, and networking interfaces including HyperTransport, 10 Gigabit Ethernet MAC, and SPI4.2. Moreover, GDA focuses on designing systems, boards, SOCs, ASICs, FPGA's concept to product. It has successfully developed IPs and products in the areas of high speed handheld embedded solutions, digital video applications, Internet appliances, voice and data networking applications and non-form factor PC architectures. GDA is headquartered in San Jose , Calif. , and has satellite design centers in Boston , Sacramento , Singapore , Chennai, Irvine and Bangalore , India .
GDA is a reseller and integrator of Rambus digital controller IP for custom designs. GDA's IP portfolio includes a complete line of Rambus digital controller cores for Ethernet, RapidIO and PCI Express. GDA provides IP licensing, support and comprehensive design services leveraging Rambus' leading IP solutions.
For more information about GDA, visit www.gdatech.com
|
GDA Technologies Hot IP
Related News
- Synopsys IP for PCI Express 2.0 (Gen II) Passes PCI-SIG Compliance
- Avery Design Launches PCI Express 6.0 Verification IP to Enable Early Development, Compliance Checking for New Version of Standard
- GDA Demonstrates its PCI-Express Gen 2 Controller (GPEX-GEN2) at 5Gbps for High Performance Applications
- Synopsys DesignWare USB 2.0 NanoPHY and PCI Express PHY IP Achieve Compliance in SMIC's 130-NM Process Technology
- GDA announces the availability of PCI Express Gen 2 Controller (GPEX-2) IP
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |