Denali Chosen by IBM to Deploy New Development Toolkits for Power Architecture(TM)
The toolkits will be distributed as part of Denali's PureSpec(TM) verification intellectual property (IP) and PureSuite(TM) compliance product offerings that are compatible with all major design and verification tool platforms, and can easily be implemented in any chip development flow. The availability of high-quality, platform-independent toolkits helps developers to design and verify system-on-chips (SoCs) that use the IBM Power Architecture.
Denali, a member of Power.org, will work in close collaboration with IBM to develop verification IP, testbenches, and compliance suites for the PLB-4 (Processor Local Bus) specification, which is the current, and widely used version of IBM's CoreConnect(TM) on-chip bus specification for Power Architecture-based designs. As part of the ongoing work, Denali will continue collaborative development of toolkits for PLB-5 and future generations of the PLB specifications. The resulting PureSpec-PLB and PureSuite-PLB toolkit products from Denali will provide developers with a comprehensive environment for current and future generations Power Architecture-based designs using IBM's CoreConnect on-chip bus technology.
"This is another example of the growing ecosystem of support for Power Architecture that is Power.org," says Nigel Beck, vice president, technology marketing, IBM Systems & Technology Group and chairman of Power.org. "The Denali toolkits will certainly help drive the design and acceptance of current and next-generations chip that use Power Architecture, which offers the broadest market and application coverage of any instruction set architecture today."
"The growing momentum behind the Power Architecture is very impressive," adds David Lin, vice president, product marketing, Denali Software. "This new development is a natural extension of our long-standing relationship with IBM, and demonstrates a commitment to the Power Architecture as an open standard. PureSpec verification IP products are already in wide use throughout the industry, and Denali will now leverage its extensive channel and technical support resources to deploy toolkits for Power Architecture based designs. The availability of toolkits built on Denali's proven, platform-independent verification IP gives designers low-risk path for developing of Power Architecture based systems. That's a big win for everyone."
About Power.org
Power.org is a community of companies driving innovation around Power Architecture technology. Comprised of leaders in the technology field, Power.org is a framework through which its members engage in collaborative innovation on Power Architecture technology, with the mission of optimizing interoperability and accelerating innovation to drive increased adoption of Power Architecture technology around the world. Power.org currently has more than 40 members. For more details on Power.org visit the website www.power.org.
About Denali PureSpec and PureSuite Products
PureSpec verification IP is the most widely used product for verifying functionality, compliance and interoperability of standard interfaces at the pre-silicon stage of chip or IP core development. PureSpec verification IP includes a configurable bus functional model (BFM), protocol monitor, and complete assertion library for all components in the topology, including the host and one or multiple devices.
PureSpec additionally provides an integrated data generation engine to help drive defined, pseudo-random bus traffic at all layers. A cumulative coverage database capability ensures that the overall test plan sufficiently exercises the design.
PureSuite is a comprehensive test suite product, containing pre-configured tests for exercising specific bus protocol, functionality, corner cases, and compliance conditions. PureSuite maps individual tests to all items defined in the bus protocol specification, and includes hundreds of additional tests designed to exercise other specific corner conditions. Used with PureSpec verification IP, PureSuite can automatically select and configure individual tests based on the specific bus or device configurations for the design under test, and other devices in the system. PureSuite automatically maintains a cumulative report of compliance results listing the pass/fail status for all tests executed with the design.
Hardware developers use PureSpec and PureSuite to enable a direct translation from test plan definition to implementation, resulting in dramatic reductions in the overall chip development cycle. For more information, visit: http://www.denali.com/products_purespec.html .
About Denali
Denali Software Inc. is the world's leading provider of Electronic Design Automation (EDA) and Intellectual Property (IP) products for design and verification of semiconductor chip interfaces. Denali's Databahn(TM) and Dataplex(TM) IP products provide control and optimal data throughput for external DRAM and Flash memory devices. The PureSpec(TM) and MMAV(TM) verification IP products support all standard interfaces, including DRAM, Flash, PCI Express, ASI, PLB, AMBA, USB, Ethernet, Serial ATA, and CE-ATA. Denali's Blueprint product provides complete solution for on-chip register design and management. For more information, visit Denali at http://www.denali.com , call 650-461-7200 or email info@denali.com.
About IBM
IBM is the world's largest information technology company, with 80 years of leadership in helping businesses innovate. Drawing on resources from across IBM and key Business Partners, IBM offers a wide range of services, solutions and technologies that enable customers, large and small, to take full advantage of the new era of e-business. For more information about IBM, visit www.ibm.com.
|
Related News
- Denali's Industry-Standard PureSpec Verification IP Utilized by IBM for Latest CoreConnect Bus Architecture Toolkits for SoC designs
- IBM Expands Power Licensing As Leading Developers Eye New Applications
- MIPS Technologies and DMP Collaborate on Android(TM) Development for MIPS(R) Architecture
- Denali Announces PureSpec Solution Featured in IBM's New PowerPC PLB-6 CoreConnect Toolkits
- Freescale Opens Licensing of Power Architecture(TM) e200 Core Family Through IPextreme
Breaking News
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Panasonic Automotive Systems and Arm Partner to Standardize Software-Defined Vehicles
- Ceva, Inc. Announces Third Quarter 2024 Financial Results
- Logic Fruit Technologies Launches JESD204D Transmitter and Receiver IP - Advancing High-Bandwidth Data Solutions
- Sondrel announces that it is opening up its library of IP for licensing
Most Popular
- Tessolve to Acquire Germany's Dream Chip Technologies
- Jolt Capital buys and invests in Dolphin Design's carved-out mixed-signal IP activities
- Ceva, Inc. Announces Third Quarter 2024 Financial Results
- Siemens' Tessent In-System Test software enables advanced, deterministic testing throughout the silicon lifecycle
- Sondrel announces that it is opening up its library of IP for licensing
E-mail This Article | Printer-Friendly Page |