Multicore design strives for balance... but programming, debug tools complicate adoption
Richard Goering, EE Times
(03/27/2006 9:00 AM EST)
URL: http://www.eetimes.com/showArticle.jhtml?articleID=183702690
Santa Clara, Calif. -- The consensus from last week's Multicore Expo here was clear: Putting more than one core on a chip is the best way to elevate performance while keeping power under control. But the advantages of multicore architectures will be lost unless new approaches are developed for programming and debugging multicore systems, conference participants warned.
Programming is tough enough for today's multicore systems, which are often two- or four-core homogeneous systems using symmetric multiprocessing (SMP). The wave of the future, many observers believe, is heterogeneous multicore ICs that may contain a mix of general-purpose processors, coprocessors and DSPs, along with different operating systems.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- CHIPS Alliance Forms F4PGA Workgroup to Accelerate Adoption of Open Source FPGA Tooling
- UltraSoC demonstrates advanced multicore debug at Embedded World 2019
- UltraSoC announces integrated multi-core debug, visualization and data science / analytics suite
- UltraSoC embedded analytics and Imperas virtual platforms combine to enhance multicore development and debug
- Enhanced Open Source Framework Available for Parallel Programming on Embedded Multicore Devices
Breaking News
- PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
- VESA Releases Compliance Test Specification Model for DisplayPort Automotive Extensions Standard
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Kyocera Licenses Quadric's Chimera GPNPU AI Processor IP
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
Most Popular
- Numem Appoints Former Intel Executives to Leadership Team
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
- Agile Analog appoints CEO to drive growth
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
- Cadence Accelerates Physical AI Applications with Tensilica NeuroEdge 130 AI Co-Processor