Simple designs aren't easy, speaker says
(03/28/2006 8:45 PM EST)
SAN JOSE, Calif. — The best designs are simple designs, and the key to successful silicon intellectual property (IP) design is keeping code simple, said Synopsys fellow Michael Keating at the International Symposium on the Quality of Electronic Design (ISQED) here Tuesday (March 28). But that's a complicated matter, he said.
"Ultimately, the quality of a design depends on the simplicity of its execution," Keating said. "The art of design is the art of making the complex appear very simple."
Keating outlined two "basic rules of design" that he said are often violated in practice. One is that if it's not tested, it's broken. Another is that if it's not simple, it will never work.
Keating does IP development work at Synopsys, and during the past year he decided to work on some test chips to implement IP, similar to what customers would do. It was an "eye opening experience," he said.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- USB Ain't So Simple Anymore
- Altium's Radical New FPGA-based Development Board Makes Instant Prototyping of Electronic Designs Easy
- Supercores won't be easy to fabricate
- Codesign tools aren't ready yet for SoC era
- Chevin Technology, Alpha-Data & Correct Designs collaborate to deliver fast and secure data offload for NASA-JPL's Airborne Visible/Infrared Imaging Spectrometer-3 (AVIRIS-3)
Breaking News
- VSORA Raises $46 Million to Bring World's Most Powerful AI Inference Chip to Market
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
Most Popular
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- CFX 0.13μm eFuse OTP IP has been applied in the mass production of over 15,000 CMOS image sensors
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications