IP integration is a quality issue
(03/29/2006 8:57 PM EST)
SAN JOSE, Calif. — Enabling silicon intellectual property (IP) integration is as significant a quality concern as designing bug-free IP in the first place, said panelists at the International Symposium on the Quality of Electronic Design (ISQED) here Tuesday. One implication: IP is as much a services business as a commodity.
Panelists were quick to distinguish between concerns about bugs and integration problems. Integration is more intangible, said John Goodenough, director of design technology at ARM Ltd., and in some ways more challenging. "We can't anticipate every integration scenario," he said.
Guri Stark, vice president of marketing for Synopsys' solutions group, emphasized that IP is not a "sell and forget" type of business. Even if an IP provider does a perfect job with respect to verification, validation, and protocol compliance, it doesn't guarantee the IP works with your design, Stark said.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Dolphin Integration reveal high quality and common-mode noise-resilient audio CODEC targeting automotive infotainment application
- Dolphin Integration enables audio designers to hear the quality of their audio application simulated with SMASH
- Genesys and Dolphin Integration announce their renewed cooperation in the field of microcontroller thanks to the quality of support
- Quality, easy integration are on IP 'must have' list
- Dolphin Integration Announces a Breakthrough for an Embedded Output Converter for high quality Audio
Breaking News
- PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
- VESA Releases Compliance Test Specification Model for DisplayPort Automotive Extensions Standard
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Kyocera Licenses Quadric's Chimera GPNPU AI Processor IP
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
Most Popular
- Numem Appoints Former Intel Executives to Leadership Team
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
- Agile Analog appoints CEO to drive growth
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
- Cadence Accelerates Physical AI Applications with Tensilica NeuroEdge 130 AI Co-Processor