LDO Voltage Regulator, 250 mA, Adjustable 0.45 V to 0.9 V Output
Azul Systems Leverages TSMC 90 nm Process for Next-Generation System
MOUNTAIN VIEW, Calif. and HSINCHU, Taiwan, R.O.C. -- March 30, 2006 -- Azul Systems, Inc., the industry pioneer in network- attached processing solutions for transaction-intensive applications, today announced that Azul Systems will use TSMC's advanced 90 nm process for its next-generation multicore processor.
The Azul® Vega(TM) 2 processor is a single-chip 64-bit processor with 48 cache-coherent processor cores. Vega 2 is architected from the ground up for web-enabled transaction intensive applications, and utilizes TSMC's advanced 90nm process, a 9-layer copper/low-k interconnect and multi-threshold transistors for optimal performance-power efficiency. The product is expected to be the latest example of the industry-leading collaboration between TSMC and Azul over the past several years.
"We are delighted to be working with TSMC on what are some of the most exciting semiconductor projects in the industry today," said Stephen DeWitt, president and chief executive officer of Azul Systems. "The Vega 2 processor consists of 812 million transistors and will enable Azul Compute Appliances to scale up to 768-way symmetric multiprocessing (SMP) systems and enable the deployment of a true service oriented infrastructure."
Systems based on the Vega 2 chip are scheduled for general availability in 2007.
About Azul Systems
Azul Systems, Inc. has pioneered the industry's first network attached processing solution, designed to unbound compute resources for transaction-intensive applications and services. Without application level modifications, binary compatibility requirements or operating system dependencies, this fundamentally new approach eliminates the need to capacity plan at the application level and dramatically lowers the cost and complexity associated with the traditional delivery of computing resources. More information on Azul Systems can be found at www.azulsystems.com.
|
Related News
- Arm, Cadence and Xilinx Introduce First Arm Neoverse System Development Platform for Next-Generation Cloud-to-Edge Infrastructure, Implemented on TSMC 7nm Process Technology
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Cadence Advances Hyperscale SoC Design with Expanded IP Portfolio for TSMC N3E Process Featuring Next-Generation 224G-LR SerDes IP
- Cadence Accelerates Hyperscale SoC Design with Next-Generation 112G Extended Long-Reach SerDes IP on TSMC's N4P Process
- Synopsys and TSMC Collaborate for Certification on 5nm Process Technologies to Address Next-generation HPC, Mobile Design Requirements
Breaking News
- PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
- VESA Releases Compliance Test Specification Model for DisplayPort Automotive Extensions Standard
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Kyocera Licenses Quadric's Chimera GPNPU AI Processor IP
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
Most Popular
- Numem Appoints Former Intel Executives to Leadership Team
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
- Agile Analog appoints CEO to drive growth
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
- Cadence Accelerates Physical AI Applications with Tensilica NeuroEdge 130 AI Co-Processor
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |