eInfochips to set up 2nd design center at Pune; Targets 80% growth in 2006-07
- To double headcount at Pune
- Opportunity for City’s engineers to work on TI’s latest DaVinci™ platform
- Centre of Excellence for Chip Verification
- Targets Reference design market for Video Phone & Video Surveillance
- Embedded lab for Reference design
Pune, April 5, 2005 – eInfochips, India’s fastest growing provider of electronic design services to global blue-chip technology companies, today announced the setting up of its second design centre in Pune. The new design center spread over an area of 10,000 sq feet will house more than 75 engineers, doubling eInfochips’ headcount at Pune.
eInfochips achieved a turnover of $10.4 Million in the financial year 05-06 and is targeting 80% growth in 2006-7.
“Our endeavor is to continuously seek new ways to add value and benefits to our partners. When you combine access to Pune’s existing talent pool and academic infrastructure for developing strong engineering resources, we feel that Pune is an ideal location for forwarding eInfochips expansion plans” says Pratul Shroff, CEO, eInfochips.
eInfochips already has 2 state-of-the-art design centers, one each in Ahmedabad and Pune, employing over 450 design engineers across both locations. The Pune center has in the last year contributed 15% to eInfochips’ overall turnover.
“The New Pune Design Center will house an embedded lab for developing reference designs for Video surveillance and Videoconferencing applications on DaVinci™ technology from Texas Instruments Incorporated (TI). In addition, the new center will include a center of excellence for Vera and SystemVerilog based chip verification” says Tapan Joshi, V.P - Marketing, eInfochips.
eInfochip’s existing design center at Pune has completed one year of operation and has executed projects for QLogic and developed new embedded tools and testing suites for the Tensilica processor. eInfochips provides solutions and services to leading technology companies like Qlogic, Texas Instruments, ATI, Synopsys, Ponico, Rambus, Cypress Semiconductor and Navionics.
About eInfochips
eInfochips Inc., based in Santa Clara, CA, is a leading provider of ASIC design services, Embedded systems solutions and IP cores. The Company combines innovative business and development models worldwide to deliver total solutions for technology companies. eInfochips’ capabilities extend from Specification to Silicon to System: with domain expertise spanning ASIC/SoC Design and verification, automated verification methodologies using HVL, eVC development, physical layout & implementation, firmware development, DSP hardware & algorithms and board design. For more information, visit www.einfochips.com
|
Related News
- eInfochips to set up Design Center at Pune
- Fab Equipment Spending: Strong Second Half Pulls 2013 Up; over 23% Growth for 2014
- Virage Logic Reports Second-Quarter Fiscal 2006 Results; Revenues up 11% and Royalties up 46% Sequentially; GAAP EPS of $0.01, Including $0.05 Per Share of After-Tax Stock-Based Compensation Expense
- eInfochips ramps up Capacity; Opens 3rd Design Center at Ahmedabad
- Tensilica Partners with eInfochips to Set Up Software Development Center in India
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |