NTT Electronics Adopts Altera's Go-to-Production Solutions for HD Video-Over-IP Set-Top Box
Dramatically Compresses Development Time vs. Custom ICs via Quick Translation From FPGA to Structured ASIC
San Jose, Calif., April 10, 2006—Altera Corporation (NASDAQ: ALTR) today announced NTT Electronics’ choice of Altera’s HardCopy® structured ASIC and Nios® embedded processor for off-loading CPU functions in its newest bi‑directional, high-definition (HD) video-over-Internet protocol (IP) set-top box. Altera’s HardCopy family enabled NTT to develop a coprocessor in a high-density FPGA, then quickly and cost-effectively use the design in volume production by migrating to a structured ASIC.
Using the Altera® devices enabled the off-loading of several key functions from the CPU, which resulted in improved video display quality as well as reduced operating frequency, for notable power savings. The HardCopy device with the embedded Nios processor performs video processing, encryption, picture insertion and IP communications functions in the NTT product. Encryption is particularly important for securing the bi-directional communication between the set-top box user and service providers.
“We originally planned to use a gate array for this project, but Altera’s HardCopy solution enabled us to get a fully compatible low-cost device in a fraction of the time using significantly fewer engineering resources,” said Kazufumi Watanabe, Multimedia System Group at NTT Electronics. “The integration benefits provided by the HardCopy device and Nios processor allow us to provide secure communications with minimal latency and to deliver a high-quality user experience.”
NTT originally developed their set-top box using Altera’s Stratix® FPGA and Nios processor. In seeking to cost-reduce their design for volume production, NTT initially investigated converting their FPGA design to a gate array. This path required significant engineering resources and would have demanded time-consuming simulation of the design before committing to hardware. Instead, NTT opted to use HardCopy structured ASICs. Converting their FPGA-based design to a HardCopy design took less than a month and a half, significantly less time than if they had pursued a gate array. The result was a pin- and function-compatible device with shorter turn-around time than a gate array that also required less engineering effort on NTT’s part.
“Windows of opportunity for consumer electronics market success are shrinking, forcing developers to seek and apply new, flexible, low-cost and faster development solutions,” said Todd Scott, senior director of Altera’s broadcast and consumer business group. “Altera’s structured ASIC approach makes particular sense in high-volume, consumer electronics applications like NTT’s set-top boxes, where rapidly-developed customized hardware can enable developers to quickly deliver innovation.”
About Altera
Altera Corporation (NASDAQ: ALTR) is the world’s pioneer in system-on-a-programmable-chip (SOPC) solutions. Combining programmable logic technology with software tools, intellectual property and technical services, Altera provides high-value programmable solutions to more than 14,000 customers worldwide. More information is available at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Novatek Selects Chips&Media's HD video technology for Set-top Box and DTV Platforms
- ARC Powers Audio for Fujitsu's Next-Generation Multi-Standard HD Set-Top Box Solution
- Broadcom Debuts Industry's First Digital Cable Set-Top Box System-on-a-Chip (SOC) With HD AVC/VC-1 Decoding, Channel Bonding and Downloadable Security
- Montage Technology Licenses Allegro DVT's Latest Multi-Format Video Encoder IP for Next Generation Set-Top Box Chips
- NXP Brings Unrivalled Performance to Mainstream HD DVRs and Set-Top Boxes with Industry's First Fully Integrated 45nm SoC Platform
Breaking News
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
- Deeptech Keysom completes a €4M fundraising and deploys the first "no-code" tool dedicated to the design of tailor-made processors
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |