Virata, Tality establish DSL chip design centers
Virata, Tality establish DSL chip design centers
By Semiconductor Business News
August 31, 2000 (5:21 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000831S0029
SANTA CLARA, Calif. - Virata Corp. here today formed a partnership with Tality Corp. under which the companies will establish a network of design centers in the Digital Subscriber Line (DSL) sector. The company's Authorized Design Center Program will help Virata's DSL chip customers accelerate their product develop cycles, according to Mike Gulett, president and chief operating office of Virata. "Today's DSL technology environment is very challenging because we are dealing with issues of complexity, time-to-market and advancing technology," Gulett said. "The Authorized Design Center program addresses these challenges by offering a unique, custom equipment design service that allows our customers to deploy Virata's technology more quickly and efficiently into the design and development of next-generation DSL products," he said. "By partnering with Virata, we will provide DSL and other broadband equipment developers with the design capabili ties and infrastructure necessary to help them get their products from concept into production, quickly and cost-effectively," said Bob Wiederhold, president and chief executive of Tality, formerly the Electronic Design Services group of Cadence Design Systems Inc. of San Jose, Calif. The deal marks the second announcement made by Tality in recent times. Earlier this week, DSP Group Inc., a supplier of digital signal processors, approved Tality as a system-on-chip (SoC) design center for its customers (see Aug. 30 story ).
Related News
- Cadence's Tality subsidiary cuts 200 jobs, closes design centers
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Europe Leaps Ahead in Global AI Arms Race, Joining $20 Million Investment in NeuReality to Advance Affordable, Carbon-Neutral AI Data Centers
- VeriSilicon unveils the new VC9800 IP for next generation data centers
- NeuReality and Veriest Achieve Great Engineering Feat to Advance AI Chips for World's Largest Data Centers
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |