Dense-Pac applies chip-stacking packaging to DSPs
![]() |
Dense-Pac applies chip-stacking packaging to DSPs
By Semiconductor Business News
August 30, 2000 (8:56 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000830S0002
GARDEN GROVE, Calif.--Dense-Pac Microsystems Inc. here today introduced a new three-dimensional chip packaging technology for digital signal processors--enabling up to four DSP chips to be stacked on top of each other in a single package. "In system performance, horse power is king," noted Ted Bruce, president and chief executive officer of Dense-Pac. "You have a significant advantage if you can put more under the hood than your competitors." Bruce said his company's new Help-Stack package will enable designers to more than double the performance of systems by stacking multiple DSP chips in 3-D configurations, taking up the board space of one processor. The concept is similar to memory stacking. Dense-Pac said its 3-D stacking technology is suitable for a range of DSP applications, including telecommunications, audio, video, control, and monitoring systems.
Related News
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Sarcina Technology launches AI platform to enable cost-effective customizable AI packaging solutions
- Ceva Unveils Latest High-Performance, High-Efficiency Communication DSPs for Advanced 5G and 6G Applications
- Alphawave Semi to Showcase Innovations and Lead Expert Panels on 224G, 128G PCIe 7.0, 32G UCIe, HBM 4, and Advanced Packaging Techniques at DesignCon 2025
- GlobalFoundries Announces New York Advanced Packaging and Photonics Center
Breaking News
- PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
- VESA Releases Compliance Test Specification Model for DisplayPort Automotive Extensions Standard
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Kyocera Licenses Quadric's Chimera GPNPU AI Processor IP
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
Most Popular
- Numem Appoints Former Intel Executives to Leadership Team
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
- Agile Analog appoints CEO to drive growth
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
- Cadence Accelerates Physical AI Applications with Tensilica NeuroEdge 130 AI Co-Processor
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |