English
Algotronix announces NIST certification of its AES IP Core and design-in at Quixant
April 21, 2006 – Algotronix Ltd., a supplier of cryptographic intellectual property announced that its AES Core G2 product has received NIST certificate #347 and is now on the AES verification list.
The G2 AES core is the second generation of Algotronix Advanced Encryption Standard IP and implements the complete functionality of FIPS 197 and SP800-38A. The certification is for all standard key sizes (128, 192 and 256 bits) and modes of operation (ECB, CBC, CFB, OFB and CTR).
The G2 AES core can be targeted at all modern families of FPGA chips from Xilinx, Altera and Actel. It can also be supplied as synthesisable VHDL source code for ASIC designers. The core is highly configurable making use of VHDL generic parameters to allow users to quickly and easily evaluate area, performance and time tradeoffs. The core is normally supplied in source code form allowing customers with particularly sensitive applications to carry out a full security review.
Jon Jayal, Design Engineer at Quixant said “The Algotronix AES IP core is at the heart of the security system in the QX-10 platform. We selected it because it offered an unrivalled level of performance and efficiency. Design integration was assisted by the expert support we received from Algotronix at every stage.”
About Algotronix
Based in Edinburgh, Scotland Algotronix develops and licences a range of encryption and design security intellectual property to customers throughout the world.
See: www.algotronix.com
About Quixant
Quixant designs and manufactures advanced computer electronics designed specifically for the gaming industry. It has headquarters in London, UK for product design and support and manufacturing facilities in Taiwan. See: www.quixant.co.uk
The G2 AES core is the second generation of Algotronix Advanced Encryption Standard IP and implements the complete functionality of FIPS 197 and SP800-38A. The certification is for all standard key sizes (128, 192 and 256 bits) and modes of operation (ECB, CBC, CFB, OFB and CTR).
The G2 AES core can be targeted at all modern families of FPGA chips from Xilinx, Altera and Actel. It can also be supplied as synthesisable VHDL source code for ASIC designers. The core is highly configurable making use of VHDL generic parameters to allow users to quickly and easily evaluate area, performance and time tradeoffs. The core is normally supplied in source code form allowing customers with particularly sensitive applications to carry out a full security review.
Jon Jayal, Design Engineer at Quixant said “The Algotronix AES IP core is at the heart of the security system in the QX-10 platform. We selected it because it offered an unrivalled level of performance and efficiency. Design integration was assisted by the expert support we received from Algotronix at every stage.”
About Algotronix
Based in Edinburgh, Scotland Algotronix develops and licences a range of encryption and design security intellectual property to customers throughout the world.
See: www.algotronix.com
About Quixant
Quixant designs and manufactures advanced computer electronics designed specifically for the gaming industry. It has headquarters in London, UK for product design and support and manufacturing facilities in Taiwan. See: www.quixant.co.uk
|
||||||
Algotronix Ltd. Hot IP
Related News
- AES Encryption IP Cores from CAST Receive NIST Certification
- Silex Insight Fast-track FIPS 140-2 Certification with NIST-Validated Crypto Coprocessor
- Lattice MachXO3D Secure Control FPGA Receives Security Certification from NIST
- Synopsys Accelerates FIPS 140-2 Certification with NIST-Validated Cryptography IP Software Library
- Microsemi Achieves NIST Certification on EnforcIT Cryptography IP Cores for FPGA and ASIC Designs
Breaking News
- SmartDV Delivers New Design IP for Video, Imaging, Entertainment System Protocols
- Lattice Accelerates FPGA-based Processor Design with New IP Ecosystem and Design Environment
- Synopsys Accelerates FIPS 140-3 Certification with NIST-Validated True Random Number Generator IP
- Nolam Embedded Systems discloses the MIL-STD1553 solution integrated on REFLEX CES Arria 10 SoC Module
- IAR Systems launches support for the RISC-V P extension for Packed-SIMD instructions
Most Popular
- GigaDevice GD32 MCU and Amazon AWS Launch New Embedded Cloud Platform
- Synopsys Introduces Industry's First Complete USB4 IP Solution
- UltraSoC enables ultra-high-speed closed-chassis analytics and debug over Synopsys USB3
- Synopsys Accelerates FIPS 140-3 Certification with NIST-Validated True Random Number Generator IP
- Imagination announces next-generation IEEE 802.11ax/Wi-Fi 6 IP for low-power applications
|
E-mail This Article | 
|
|
Printer-Friendly Page |