English
Algotronix announces NIST certification of its AES IP Core and design-in at Quixant
April 21, 2006 – Algotronix Ltd., a supplier of cryptographic intellectual property announced that its AES Core G2 product has received NIST certificate #347 and is now on the AES verification list.
The G2 AES core is the second generation of Algotronix Advanced Encryption Standard IP and implements the complete functionality of FIPS 197 and SP800-38A. The certification is for all standard key sizes (128, 192 and 256 bits) and modes of operation (ECB, CBC, CFB, OFB and CTR).
The G2 AES core can be targeted at all modern families of FPGA chips from Xilinx, Altera and Actel. It can also be supplied as synthesisable VHDL source code for ASIC designers. The core is highly configurable making use of VHDL generic parameters to allow users to quickly and easily evaluate area, performance and time tradeoffs. The core is normally supplied in source code form allowing customers with particularly sensitive applications to carry out a full security review.
Jon Jayal, Design Engineer at Quixant said “The Algotronix AES IP core is at the heart of the security system in the QX-10 platform. We selected it because it offered an unrivalled level of performance and efficiency. Design integration was assisted by the expert support we received from Algotronix at every stage.”
About Algotronix
Based in Edinburgh, Scotland Algotronix develops and licences a range of encryption and design security intellectual property to customers throughout the world.
See: www.algotronix.com
About Quixant
Quixant designs and manufactures advanced computer electronics designed specifically for the gaming industry. It has headquarters in London, UK for product design and support and manufacturing facilities in Taiwan. See: www.quixant.co.uk
The G2 AES core is the second generation of Algotronix Advanced Encryption Standard IP and implements the complete functionality of FIPS 197 and SP800-38A. The certification is for all standard key sizes (128, 192 and 256 bits) and modes of operation (ECB, CBC, CFB, OFB and CTR).
The G2 AES core can be targeted at all modern families of FPGA chips from Xilinx, Altera and Actel. It can also be supplied as synthesisable VHDL source code for ASIC designers. The core is highly configurable making use of VHDL generic parameters to allow users to quickly and easily evaluate area, performance and time tradeoffs. The core is normally supplied in source code form allowing customers with particularly sensitive applications to carry out a full security review.
Jon Jayal, Design Engineer at Quixant said “The Algotronix AES IP core is at the heart of the security system in the QX-10 platform. We selected it because it offered an unrivalled level of performance and efficiency. Design integration was assisted by the expert support we received from Algotronix at every stage.”
About Algotronix
Based in Edinburgh, Scotland Algotronix develops and licences a range of encryption and design security intellectual property to customers throughout the world.
See: www.algotronix.com
About Quixant
Quixant designs and manufactures advanced computer electronics designed specifically for the gaming industry. It has headquarters in London, UK for product design and support and manufacturing facilities in Taiwan. See: www.quixant.co.uk
|
||||||
Algotronix Ltd. Hot IP
Related News
- Synopsys Accelerates FIPS 140-2 Certification with NIST-Validated Cryptography IP Software Library
- Microsemi Achieves NIST Certification on EnforcIT Cryptography IP Cores for FPGA and ASIC Designs
- Algotronix announces an XTS-AES IP core for storage applications
- Noesis Technologies releases NIST FIPS-197 compliant Low Power AES IP core
- Algotronix provides AES encryption over USB with new reference designs
Breaking News
- Arteris IP and Wave Computing Collaborate on Reference Architecture for Enterprise Dataflow Platform
- Faraday Geared Up for Data Communication Applications in ASIC Development
- Innovative Logic USB IP Portfolio Strengthens RISC-V Ecosystem
- Minima Processor names Semiconductor Veteran Tuomas Hollman as CEO
- Marvell to Acquire Avera Semi, Creating an Infrastructure ASIC Powerhouse
Most Popular
- Intel Recaptures Number One Quarterly Semi Supplier Ranking from Samsung
- Lattice's New MachX03D FPGA Enhances Security with Hardware Root-of-Trust Capabilities
- EDA Vendors Spread Wings as Market Softens
- Intrinsic ID Secures EUR 11 Million Loan from European Investment Bank
- CEVA Announces Availability of SLAM Software Development Kit for CEVA-XM Intelligent vision DSPs and NeuPro AI Processors
|
E-mail This Article | 
|
|
Printer-Friendly Page |