Algotronix announces NIST certification of its AES IP Core and design-in at Quixant
The G2 AES core is the second generation of Algotronix Advanced Encryption Standard IP and implements the complete functionality of FIPS 197 and SP800-38A. The certification is for all standard key sizes (128, 192 and 256 bits) and modes of operation (ECB, CBC, CFB, OFB and CTR).
The G2 AES core can be targeted at all modern families of FPGA chips from Xilinx, Altera and Actel. It can also be supplied as synthesisable VHDL source code for ASIC designers. The core is highly configurable making use of VHDL generic parameters to allow users to quickly and easily evaluate area, performance and time tradeoffs. The core is normally supplied in source code form allowing customers with particularly sensitive applications to carry out a full security review.
Jon Jayal, Design Engineer at Quixant said “The Algotronix AES IP core is at the heart of the security system in the QX-10 platform. We selected it because it offered an unrivalled level of performance and efficiency. Design integration was assisted by the expert support we received from Algotronix at every stage.”
About Algotronix
Based in Edinburgh, Scotland Algotronix develops and licences a range of encryption and design security intellectual property to customers throughout the world.
See: www.algotronix.com
About Quixant
Quixant designs and manufactures advanced computer electronics designed specifically for the gaming industry. It has headquarters in London, UK for product design and support and manufacturing facilities in Taiwan. See: www.quixant.co.uk
|
Algotronix Ltd. Hot IP
Related News
- AES Encryption IP Cores from CAST Receive NIST Certification
- PUFsecurity Crypto Co-processor PUFiot Passed NIST CAVP Certification
- Lattice MachXO3D Secure Control FPGA Receives Security Certification from NIST
- Microsemi Announces LiteFast Serial Communication Protocol to Reduce Customers' Design-In Efforts and Time to Market
- Microsemi Achieves NIST Certification on EnforcIT Cryptography IP Cores for FPGA and ASIC Designs
Breaking News
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
- Alphawave Semi Audited Results for the Year Ended 31 December 2023
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |