English
Algotronix announces NIST certification of its AES IP Core and design-in at Quixant
April 21, 2006 – Algotronix Ltd., a supplier of cryptographic intellectual property announced that its AES Core G2 product has received NIST certificate #347 and is now on the AES verification list.
The G2 AES core is the second generation of Algotronix Advanced Encryption Standard IP and implements the complete functionality of FIPS 197 and SP800-38A. The certification is for all standard key sizes (128, 192 and 256 bits) and modes of operation (ECB, CBC, CFB, OFB and CTR).
The G2 AES core can be targeted at all modern families of FPGA chips from Xilinx, Altera and Actel. It can also be supplied as synthesisable VHDL source code for ASIC designers. The core is highly configurable making use of VHDL generic parameters to allow users to quickly and easily evaluate area, performance and time tradeoffs. The core is normally supplied in source code form allowing customers with particularly sensitive applications to carry out a full security review.
Jon Jayal, Design Engineer at Quixant said “The Algotronix AES IP core is at the heart of the security system in the QX-10 platform. We selected it because it offered an unrivalled level of performance and efficiency. Design integration was assisted by the expert support we received from Algotronix at every stage.”
About Algotronix
Based in Edinburgh, Scotland Algotronix develops and licences a range of encryption and design security intellectual property to customers throughout the world.
See: www.algotronix.com
About Quixant
Quixant designs and manufactures advanced computer electronics designed specifically for the gaming industry. It has headquarters in London, UK for product design and support and manufacturing facilities in Taiwan. See: www.quixant.co.uk
The G2 AES core is the second generation of Algotronix Advanced Encryption Standard IP and implements the complete functionality of FIPS 197 and SP800-38A. The certification is for all standard key sizes (128, 192 and 256 bits) and modes of operation (ECB, CBC, CFB, OFB and CTR).
The G2 AES core can be targeted at all modern families of FPGA chips from Xilinx, Altera and Actel. It can also be supplied as synthesisable VHDL source code for ASIC designers. The core is highly configurable making use of VHDL generic parameters to allow users to quickly and easily evaluate area, performance and time tradeoffs. The core is normally supplied in source code form allowing customers with particularly sensitive applications to carry out a full security review.
Jon Jayal, Design Engineer at Quixant said “The Algotronix AES IP core is at the heart of the security system in the QX-10 platform. We selected it because it offered an unrivalled level of performance and efficiency. Design integration was assisted by the expert support we received from Algotronix at every stage.”
About Algotronix
Based in Edinburgh, Scotland Algotronix develops and licences a range of encryption and design security intellectual property to customers throughout the world.
See: www.algotronix.com
About Quixant
Quixant designs and manufactures advanced computer electronics designed specifically for the gaming industry. It has headquarters in London, UK for product design and support and manufacturing facilities in Taiwan. See: www.quixant.co.uk
|
||||||
Algotronix Ltd. Hot IP
Related News
- Synopsys Accelerates FIPS 140-2 Certification with NIST-Validated Cryptography IP Software Library
- Microsemi Achieves NIST Certification on EnforcIT Cryptography IP Cores for FPGA and ASIC Designs
- Algotronix announces an XTS-AES IP core for storage applications
- Noesis Technologies releases NIST FIPS-197 compliant Low Power AES IP core
- Algotronix provides AES encryption over USB with new reference designs
Breaking News
- Mixel's MIPI D-PHY IP Integrated into Microsoft's Azure Kinect DK Depth Camera
- ESD Alliance Reports EDA Industry Revenue Increase for Q2 2019
- SmartDV Announces Availability of Ethernet TSN Design IP
- CEVA Introduces New AI Inference Processor Architecture for Edge Devices with Co-processing Support for Custom Neural Network Engines
- Infineon and Synopsys Collaborate to Accelerate Artificial Intelligence in Automotive Applications
Most Popular
- India Branching Out into Chip Design
- Fabs Valued at Nearly $50 Billion to Start Construction in 2020
- Synopsys' New Embedded Vision Processor IP Delivers Industry-Leading 35 TOPS Performance for Artificial Intelligence SoCs
- Silvaco Partners with HDL Design House for Analog and Digital IC Design Services
- Arm Flexible Access for Research to accelerate innovation for academia and research
|
E-mail This Article | 
|
|
Printer-Friendly Page |