English
Algotronix announces NIST certification of its AES IP Core and design-in at Quixant
April 21, 2006 – Algotronix Ltd., a supplier of cryptographic intellectual property announced that its AES Core G2 product has received NIST certificate #347 and is now on the AES verification list.
The G2 AES core is the second generation of Algotronix Advanced Encryption Standard IP and implements the complete functionality of FIPS 197 and SP800-38A. The certification is for all standard key sizes (128, 192 and 256 bits) and modes of operation (ECB, CBC, CFB, OFB and CTR).
The G2 AES core can be targeted at all modern families of FPGA chips from Xilinx, Altera and Actel. It can also be supplied as synthesisable VHDL source code for ASIC designers. The core is highly configurable making use of VHDL generic parameters to allow users to quickly and easily evaluate area, performance and time tradeoffs. The core is normally supplied in source code form allowing customers with particularly sensitive applications to carry out a full security review.
Jon Jayal, Design Engineer at Quixant said “The Algotronix AES IP core is at the heart of the security system in the QX-10 platform. We selected it because it offered an unrivalled level of performance and efficiency. Design integration was assisted by the expert support we received from Algotronix at every stage.”
About Algotronix
Based in Edinburgh, Scotland Algotronix develops and licences a range of encryption and design security intellectual property to customers throughout the world.
See: www.algotronix.com
About Quixant
Quixant designs and manufactures advanced computer electronics designed specifically for the gaming industry. It has headquarters in London, UK for product design and support and manufacturing facilities in Taiwan. See: www.quixant.co.uk
The G2 AES core is the second generation of Algotronix Advanced Encryption Standard IP and implements the complete functionality of FIPS 197 and SP800-38A. The certification is for all standard key sizes (128, 192 and 256 bits) and modes of operation (ECB, CBC, CFB, OFB and CTR).
The G2 AES core can be targeted at all modern families of FPGA chips from Xilinx, Altera and Actel. It can also be supplied as synthesisable VHDL source code for ASIC designers. The core is highly configurable making use of VHDL generic parameters to allow users to quickly and easily evaluate area, performance and time tradeoffs. The core is normally supplied in source code form allowing customers with particularly sensitive applications to carry out a full security review.
Jon Jayal, Design Engineer at Quixant said “The Algotronix AES IP core is at the heart of the security system in the QX-10 platform. We selected it because it offered an unrivalled level of performance and efficiency. Design integration was assisted by the expert support we received from Algotronix at every stage.”
About Algotronix
Based in Edinburgh, Scotland Algotronix develops and licences a range of encryption and design security intellectual property to customers throughout the world.
See: www.algotronix.com
About Quixant
Quixant designs and manufactures advanced computer electronics designed specifically for the gaming industry. It has headquarters in London, UK for product design and support and manufacturing facilities in Taiwan. See: www.quixant.co.uk
|
||||||
Algotronix Ltd. Hot IP
Related News
- AES Encryption IP Cores from CAST Receive NIST Certification
- Silex Insight Fast-track FIPS 140-2 Certification with NIST-Validated Crypto Coprocessor
- Lattice MachXO3D Secure Control FPGA Receives Security Certification from NIST
- Synopsys Accelerates FIPS 140-2 Certification with NIST-Validated Cryptography IP Software Library
- Microsemi Achieves NIST Certification on EnforcIT Cryptography IP Cores for FPGA and ASIC Designs
Breaking News
- Nordic Semiconductor unveils world's first dual Arm Cortex-M33 processor wireless SoC for the most demanding low power IoT applications
- FlexIC Foundry enables custom flexible integrated circuit design
- Mirabilis Design unveils the first rapid prototyping platform for Artificial Intelligence Processors and Applications
- Gyrfalcon Technology and Sensory Deliver Enhanced AI Biometric Access on Edge Devices
- New Cadence UltraLink D2D PHY IP for Die-to-Die Connectivity Enables High-Performance Applications with Cost-Effective Packaging
Most Popular
- Nordic Semiconductor unveils world's first dual Arm Cortex-M33 processor wireless SoC for the most demanding low power IoT applications
- Secure-IC and Andes Technology jointly provide cybersecurity enhanced RISC-V cores
- Efinix Rolls Out Trion T120 FPGAs
- Synopsys DesignWare ARC Data Fusion IP Subsystem Incorporated by Himax in Their Artificial Intelligence WiseEye ASIC
- Rianta Releases Ethernet MAC/PCS/FEC IP Suite for ASICs targeting Datacenter, Networking and 5G Mobile Infrastructure
|
E-mail This Article | 
|
|
Printer-Friendly Page |