Digital Blocks Announces its ''Try Before You Buy'' IP Core Evaluation Program
Prospective customers can evaluate Digital Blocks VHDL / Verilog IP cores prior to licensing, in a variety of formats.
GLEN ROCK, New Jersey, April 24, 2006 – Digital Blocks, a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for embedded processor system designers, today announces the “Try Before You Buy” IP Core Evaluation Program for all product offerings. Prospective customers have one-of-three options to evaluate a Digital Blocks IP Core: (1) Modelsim compiled simulation-only model with testbench; (2) Time-limited hardware model programmed into an FPGA; and (3) Altera OpenCore Model for evaluation within Quartus II or Altera FPGAs.
Currently, prospective customers can evaluate Digital Blocks’ DB8259A Programmable Interrupt Controller, which maintains the original static design of the Intel 8259A and Harris / Intersil 82C59A devices, the DB8259S Programmable Interrupt Controller, which adds a clock for an all synchronous design, and the DB6845 CRT Controller.
For time-limited hardware model evaluation, Digital Blocks supports Actel, Altera, Lattice, Quicklogic, and Xilinx, FPGAs.
Customers interested in evaluating Digital Blocks’ IP should fill out the IP Core Evaluation Request form at Digital Blocks’ web site, www.digitalblocks.com.
About Digital Blocks
Digital Blocks designs silicon-proven IP cores for technology systems companies, reducing customer’s development costs and significantly improving their time-to-volume goals. Digital Blocks is located at 587 Rock Rd, Glen Rock, NJ 07452 (USA). Phone: 1-201-251-1281; Fax: 1-208-379-1012; On the Web at www.digitalblocks.com
|
Digital Blocks Hot IP
Related News
- Actel Lets Customers "Try Before They Buy" with New Web-Based IP Core Evaluation Program
- Digital Blocks Celebrates 14 Years of Offering 82xx Peripheral Replacements
- Scottish initiative adds online 'try-before-buy' cores for IC designs
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with targeted applications in DMA Streaming of Video and Data over PCIe or UDP/IP Network Interface.
- Digital Blocks extends leadership of UDP/IP networking with 50 & 100 GbE
Breaking News
- eInfochips Wins Design Services Company of the Year Award from IESA
- Samsung Foundry Certifies Analog FastSPICE Platform from Siemens for Early Design Starts on 3nm GAA Process Technology
- Silvaco Acquires Physical Verification Solution Provider POLYTEDA CLOUD LLC
- Arasan announces its Total eMMC IP solution for TSMC 22nm process
- MediaTek Launches 6nm Dimensity 1200 Flagship 5G SoC with Unrivaled AI and Multimedia for Powerful 5G Experiences
Most Popular
- Cadence to Acquire NUMECA to Expand System Analysis Capabilities with Computational Fluid Dynamics
- Arasan announces its Total eMMC IP solution for TSMC 22nm process
- Dual Mode Bluetooth v5.2 SW Link Layer, Protocol Stack SW, Profiles licensed for ultra-low power 22nm True Wireless (TWS) Earbuds SoC
- Industry R&D Spending To Rise 4% After Hitting Record in 2020
- Silvaco Acquires Physical Verification Solution Provider POLYTEDA CLOUD LLC
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |