DSP Group taps Tality as SoC design center
![]() |
DSP Group taps Tality as SoC design center
By Michael Santarini, EE Times
August 29, 2000 (3:49 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000829S0064
SAN JOSE, Calif. DSP Group Inc. has approved Tality Corp., the electronic design services spin-off of Cadence Design Systems Inc., as a system-on-chip (SoC) design center for its customers. Under the nonexclusive agreement, Tality will provide design-to-manufacture chips to licensees of DSP Group's SmartCores family, the companies said.. The certification will give Tality greater access to DSP Group's new technology and intellectual property (IP), which Tality will integrate into SoC designs for mutual customers. Tality will also tap DSP Group's SmartCores IP to produce hard cores that comply with the design rules of target foundries. Tality's primary SoC design center, in Livingston, Scotland, created the Aplio Trio, a single-chip processor for Internet telephony that contains two Oak DSP cores from DSP Group.
Related News
- DSP Group Unveils DBM10 Low-Power Edge AI/ML SoC with Dedicated Neural Network Inference Processor
- DSP Group Unveils New System-on-a-Chip Worldwide Solution for Residential Communication Center
- DSP GROUP INC. Unveils a new system-on-a-chip (S.O.C.) Solution for digital voice recorders and digital music players
- DSP Group, Inc. Designates Synopsys Professional Services as System-on-a-Chip Design Center for SmartCores DSP Family
- Sequence taps Qualcore for SoC center in India
Breaking News
- VSORA Raises $46 Million to Bring World's Most Powerful AI Inference Chip to Market
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
Most Popular
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- CFX 0.13μm eFuse OTP IP has been applied in the mass production of over 15,000 CMOS image sensors
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |