Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
ARM Gets Physical IP to Match Chip Technology
Electronics Weekly
An acceleration of R&D on its physical intellectual property (IP) side has allowed ARM to bring up its physical IP processes to match the state-of-the-art of its microprocessor process technology.
One result is a deal with TSMC for ARM’s 45nm physical IP process. “When we bought Artisan one of our first priorities was to accelerate the technology development so that we would be able to introduce 45nm well in advance of where Artisan would have done it,” Warren East, ARM’s CEO, told Electronics Weekly.
Related News
- ARM gets serious in physical IP at 32 nm
- Market-Optimized 3nm Physical IP for Armv9-based CPUs
- Nvidia Data Center Growth: Could Buying Arm Be an Ideal Match?
- GLOBALFOUNDRIES Brings New Level of Security and Protection on 22FDX Platform for Connected Systems
- ARM gets a rival as AMD licenses graphics IP to Samsung
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |