NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Altera Ships Second Member of Stratix II GX FPGA Family
San Jose, Calif., May 1, 2006—Altera Corporation (NASDAQ:ALTR) today announced that it has begun shipping the second member of its Stratix® II GX family, the EP2SGX90F, featuring 16 mulitgigabit transceivers and 90,000 logic elements (LEs).
Altera® Stratix II GX FPGAs offer best-in-class signal integrity with transceivers that consume less than half the power of the nearest competing device. Stratix II GX FPGAs offer comprehensive system solutions for designers of high-speed serial applications that include Altera’s Quartus® II development software, best-in-class signal integrity tools, intellectual property (IP) cores, system models from Altera, Cadence Design Systems, Inc., and Mentor Graphics®, reference designs, and supporting collateral. By utilizing this ecosystem of system solutions, designers can complete their designs in the shortest amount of time and help reduce the cost and risk associated with high-speed systems.
Stratix II GX FPGAs are built using the “adaptive logic module” (ALM), Altera’s patented six-input LUT architecture introduced in 2004 with the announcement of Stratix II FPGAs. Stratix II GX FPGAs are the industry’s only 90-nm FPGAs providing transceiver speeds up to 6.375 Gbps on every channel. All members of the Stratix II GX family are planned to be in full production by the fourth quarter of 2006.
For more information about Stratix II GX devices, visit www.altera.com/stratix2gx.
For more information about Altera, visit www.altera.com.
|
Altera Hot IP
Related News
- Altera Ships First Member of High-End Stratix III FPGA Family
- Altera Ships Lowest Power FPGAs with 6.375-Gbps Transceivers
- Altera Starts Production Shipments of Highest Density Member of Its Stratix IV FPGA Family
- Altera Ships Arria II GX FPGAs: High-Performance, Low-Cost Transceiver FPGAs for 3-Gbps Applications
- Altera Announces Stratix IV GT and Arria II GX FPGAs: Expands Industry's Broadest Integrated Transceiver Portfolio
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |