Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
Mosis offers IBM 90-nm process on MPW
(05/09/2006 3:13 PM EDT)
MUNICH, Germany — The Mosis integrated circuit fabrication service has begun offering multi-project wafer (MPW) runs on 90-nanometer process technologies from IBM, according to Paul Double, managing director of EDA Solutions Ltd.
EDA Solutions (Southampton, England) is the representative of Mosis in Europe.
The process is the 9SF process, which comes in three variants, low power digital, standard digital and analog and RF, said Double. The first customer submission deadline is Dec. 4, 2006, according to the Mosis website.
E-mail This Article | Printer-Friendly Page |
Related News
- IBM, Chartered Select Synopsys' Hi-Speed USB 2.0 and OTG PHYs for Their 90-nm Process Platform
- IBM, Sony, Toshiba tip 'Cell' processor at 90-nm
- SOI embedded DRAM running on Freescale 90-nm process
- Virage Logic First to Provide Silicon-Proven IP on TSMC Nexsys 90-nm Process
- Cypress Develops World's Highest-Density Networking SRAM On 90-nm Process Technology
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing