400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
EDA vendors need to step up system-level design efforts, says EDAC panel
May 12, 2006
CHELMSFORD, Mass. — If EDA vendors want to participate in the consumer electronics market they will need to step up their efforts to provide system-level design tools, according to an EDA Consortium panel held here Thursday (May 11).
EDAC's second annual East Coast meeting was to shed light on the consumer market’s impact on electronic design automation and intellectual property. John Barr, senior vice president of Buckingham Capital Management investment house set the stage by noting, "On the one hand, the economy…and on the other hand, the economy… is strong with a 4.8 percent GDP but the inflation index is at plus 3.5 percent, maybe twice that." He added, "We can't control the economy, but there will always be opportunities for great products."
Barr called for both EDA companies and IP houses to pay more attention to the end customer, the consumer who buys a cell phone or an iPod music player. “Best Buy, Walmart and Circuit City represent 40 percent of the domestic consumer electronics market and they are getting smarter in serving their customers with such programs as Best Buy's 'customer-centric' strategy to provide solutions to consumers," said Barr.
E-mail This Article | Printer-Friendly Page |
Related News
- Agilent Technologies' New Electronic System-Level EDA Platform Helps Algorithm Developers, System Architects Cut Design Time in Half
- Synopsys and ARM Team Up to Deliver System-Level Design Solution for ARM Powered Applications
- Cadence adds system-level design tool to EDA flow
- Is system-level the next wave in EDA tools for SoCs?
- Tool vendors Synplicity Inc. and Forte Design Systems Inc. bring system-level tools to PLD masses
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024