ARM Announces improved Tools Support for ARM Powered[tm] solutions
ARM's new ADS 1.1 solution provides software engineers with everything they need to rapidly develop applications for devices based on the ARM® architecture. Improved compiler code density saves on system-on-chip (SoC) memory space and system cost. New features also include support for ARM's Real-Time Debug solution, compiler features for the ARM9E[tm] family of cores and improvements to interrupt latency.
The enhanced Multi-ICE 2.0 unit supports the real-time elements of ARM's Trace Debug tools and offers fast download of debug data (in excess of 120kbps). The solution supports debugging of very low voltage cores (as low as 1 Volt) and enables debugging of multiple ARM cores on a single SoC. The new tool provides support for the ARM966E[tm] and ARM946E[tm] macrocells, and the ARM10[tm] Thumb family of cores.
The Multi-ICE 2.0 tools also provide debug support for Intel's new ARM core-compliant microarchitecture, which now includes a JTAG interface.
"ARM is committed to providing designers with industry-leading tools that enable fast and efficient system-on-chip development for all devices based on the ARM architecture," said John Sharp, Development Systems product manager for ARM. "With this enhanced support, users will have the necessary tools to continue developing innovative solutions with both current ARM Powered devices and new ARM core-compliant solutions, such as the Intel XScale."
Both the ADS 1.1 and Multi-ICE 2.0 solutions are compatible with previous versions of ARM development tools. Both ADS 1.1 and Multi-ICE 2.0 will be available in October 2000. Pricing for ADS 1.1 is $5500 per seat; pricing for Multi-ICE 2.0 is $3500 per seat. For more information visit the ARM website on www.arm.com.
- Synopsys Completes Acquisition of DINI Group
- Nordic Semiconductor unveils world's first dual Arm Cortex-M33 processor wireless SoC for the most demanding low power IoT applications
- eSilicon to be Acquired by Inphi and Synopsys
- Secure-IC and Andes Technology jointly provide cybersecurity enhanced RISC-V cores
- Rianta Releases Ethernet MAC/PCS/FEC IP Suite for ASICs targeting Datacenter, Networking and 5G Mobile Infrastructure
|E-mail This Article||Printer-Friendly Page|