English
ST increases outsourcing, denies fab-lite strategy
Peter Clarke, EE Times
(05/24/2006 6:54 AM EDT)
URL: http://www.eetimes.com/showArticle.jhtml?articleID=188101947
LONDON — Leading European chipmaker STMicroelectronics has taken the proportion of advanced CMOS logic that it puts out to foundry above 50 percent, the company told a meeting of financial analysts’ held here Tuesday (May 23). However, the company denied it was adopting a fab-lite strategy or that it was putting itself at risk of being unable to supply customers due to manufacturing shortages.
In the first quarter of 2006 53 percent of ST’s advanced CMOS logic wafers &151; defined by ST to be 0.13-micron and more advanced manufacturing processes — were processed externally. This figure was compared with 42 percent made externally in the first quarter of 2005. By the fourth quarter of 2006 ST intends to increase the proportion of external manufacture to about 59 percent while it projects that the volume of advanced CMOS logic wafers it requires will have doubled from Q1 2006.
As the proportion of outsourcing was revealed ST was challenged from the floor as to whether the company had turned a corner and followed the likes of Philips Semiconductor and Freescale Semiconductor into a so-called “fab-lite” strategy.
“We don’t have a fab-lite strategy,” said Alain Dutheil, chief operating officer of ST, in response. “When we can we go to foundry.”
(05/24/2006 6:54 AM EDT)
URL: http://www.eetimes.com/showArticle.jhtml?articleID=188101947
LONDON — Leading European chipmaker STMicroelectronics has taken the proportion of advanced CMOS logic that it puts out to foundry above 50 percent, the company told a meeting of financial analysts’ held here Tuesday (May 23). However, the company denied it was adopting a fab-lite strategy or that it was putting itself at risk of being unable to supply customers due to manufacturing shortages.
In the first quarter of 2006 53 percent of ST’s advanced CMOS logic wafers &151; defined by ST to be 0.13-micron and more advanced manufacturing processes — were processed externally. This figure was compared with 42 percent made externally in the first quarter of 2005. By the fourth quarter of 2006 ST intends to increase the proportion of external manufacture to about 59 percent while it projects that the volume of advanced CMOS logic wafers it requires will have doubled from Q1 2006.
As the proportion of outsourcing was revealed ST was challenged from the floor as to whether the company had turned a corner and followed the likes of Philips Semiconductor and Freescale Semiconductor into a so-called “fab-lite” strategy.
“We don’t have a fab-lite strategy,” said Alain Dutheil, chief operating officer of ST, in response. “When we can we go to foundry.”
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation