English
ST increases outsourcing, denies fab-lite strategy
Peter Clarke, EE Times
(05/24/2006 6:54 AM EDT)
URL: http://www.eetimes.com/showArticle.jhtml?articleID=188101947
LONDON — Leading European chipmaker STMicroelectronics has taken the proportion of advanced CMOS logic that it puts out to foundry above 50 percent, the company told a meeting of financial analysts’ held here Tuesday (May 23). However, the company denied it was adopting a fab-lite strategy or that it was putting itself at risk of being unable to supply customers due to manufacturing shortages.
In the first quarter of 2006 53 percent of ST’s advanced CMOS logic wafers &151; defined by ST to be 0.13-micron and more advanced manufacturing processes — were processed externally. This figure was compared with 42 percent made externally in the first quarter of 2005. By the fourth quarter of 2006 ST intends to increase the proportion of external manufacture to about 59 percent while it projects that the volume of advanced CMOS logic wafers it requires will have doubled from Q1 2006.
As the proportion of outsourcing was revealed ST was challenged from the floor as to whether the company had turned a corner and followed the likes of Philips Semiconductor and Freescale Semiconductor into a so-called “fab-lite” strategy.
“We don’t have a fab-lite strategy,” said Alain Dutheil, chief operating officer of ST, in response. “When we can we go to foundry.”
(05/24/2006 6:54 AM EDT)
URL: http://www.eetimes.com/showArticle.jhtml?articleID=188101947
LONDON — Leading European chipmaker STMicroelectronics has taken the proportion of advanced CMOS logic that it puts out to foundry above 50 percent, the company told a meeting of financial analysts’ held here Tuesday (May 23). However, the company denied it was adopting a fab-lite strategy or that it was putting itself at risk of being unable to supply customers due to manufacturing shortages.
In the first quarter of 2006 53 percent of ST’s advanced CMOS logic wafers &151; defined by ST to be 0.13-micron and more advanced manufacturing processes — were processed externally. This figure was compared with 42 percent made externally in the first quarter of 2005. By the fourth quarter of 2006 ST intends to increase the proportion of external manufacture to about 59 percent while it projects that the volume of advanced CMOS logic wafers it requires will have doubled from Q1 2006.
As the proportion of outsourcing was revealed ST was challenged from the floor as to whether the company had turned a corner and followed the likes of Philips Semiconductor and Freescale Semiconductor into a so-called “fab-lite” strategy.
“We don’t have a fab-lite strategy,” said Alain Dutheil, chief operating officer of ST, in response. “When we can we go to foundry.”
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing