IntelliProp Releases Additional Verification IP for Storage Interfaces
for consumer based storage applications as well as enterprise applications. Specifically, IntelliProp’s newly released verification environments are:
- CE-ATA, MMC, CF+ host and device eVCs for consumer storage applications
- Fiber Channel eVCs for the high performance enterprise storage applications.
These new products are additions to the existing IntelliProp verification product set that includes:
- SATA eVCs
- SAS eVCs
IntelliProp pioneered the transaction based verification IP for storage protocols with its release of the SATA eVC in 2003. The SATA eVC is in use by a large number of global customers, with many customers engaged in second and third generation designs. It is the most mature product of its kind on the market. In 2004, IntelliProp introduced the SAS eVC to further support the company’s storage focused customer base and expand on its leadership in the verification IP market resulting from the success of the SATA eVC.
In addition to the verification environments described above, IntelliProp offers a selection of corresponding ASIC cores.
About IntelliProp
IntelliProp is a leading supplier of verification tools an Intellectual Property supporting data storage focused ASIC design. The company is privately held and has operations in Longmont, CO USA and Pune, India. The company offers a wide range of data storage based IP verification environments and ASIC cores. Current protocols supported are SATA, SAS, Fiber channel, CE-ATA, MMC and CF+ .
IntelliProp has a wide array of both domestic and international customers. IntelliProp also supplies design and verification services centered on data storage ASIC design. For additional information visit www.intelliprop.com or contact IntelliProp by phone at 303-774-0535.
|
Search Verification IP
IntelliProp, Inc.. Hot IP
Related News
- NVM Express Releases NVM Express Specifications to Unify AI, Cloud, Client, and Enterprise Storage
- AMIQ EDA Releases Major Customer-Focused Product Line Update
- New Wave DV Releases Two New SOSA-Aligned 3U VPX ACAP (FPGA) Modules
- Imperas releases new updates, test suites, and functional coverage library to support the rapid growth in RISC-V Verification
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
E-mail This Article | Printer-Friendly Page |