English
Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
Pre-Fab Chip Design Takes Root
By Ed Sperling -- 5/30/2006
Electronic News
The chip-building industry is turning to a new pre-fab approach, as companies look to simplify the design and creation of new chips at advanced process nodes.
Faced with a shrinking market for new system-on-a-chip designs if costs and time-to-market concerns aren’t solved, a number of established players have begun rolling out new pre-packaged solutions. IBM, Samsung and Chartered Semiconductor, for example, have banded together to create design for manufacturing kits.
In the EDA world, Cadence Design Systems has created its own design kits that work with those kits. And Synopsys has created an expanded design for manufacturing flow that roughly accomplishes the same thing. And in the IP world, companies such as Rambus and Tensilica have offered up packages of that are backed by a portfolio of proven relevant patents. In Rambus’ case, those patents are for intellectual property, plus options for additional services. In Tensilica’s case, it is patents coupled with off-the-shelf synthesizable cores.
Electronic News
The chip-building industry is turning to a new pre-fab approach, as companies look to simplify the design and creation of new chips at advanced process nodes.
Faced with a shrinking market for new system-on-a-chip designs if costs and time-to-market concerns aren’t solved, a number of established players have begun rolling out new pre-packaged solutions. IBM, Samsung and Chartered Semiconductor, for example, have banded together to create design for manufacturing kits.
In the EDA world, Cadence Design Systems has created its own design kits that work with those kits. And Synopsys has created an expanded design for manufacturing flow that roughly accomplishes the same thing. And in the IP world, companies such as Rambus and Tensilica have offered up packages of that are backed by a portfolio of proven relevant patents. In Rambus’ case, those patents are for intellectual property, plus options for additional services. In Tensilica’s case, it is patents coupled with off-the-shelf synthesizable cores.
Related News
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
- Ambiq and PUFsecurity Join Forces on Energy-Efficient, Security-Enhanced SoC with PUF-based Root of Trust
- 300mm Fab Equipment Spending Forecast to Reach Record $137 Billion in 2027, SEMI Reports
- After TSMC fab in Japan, advanced packaging facility is next
- We'll Need Many More Fabs to Meet $1 Trillion by 2030 Goal
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
|
E-mail This Article | 
|
|
Printer-Friendly Page |