IP reuse on the rise, says Synopsys CEO
(05/30/2006 11:50 AM EDT)
BANGALORE, India — Chip design companies, in particular startup companies in China and Israel, are increasing their adoption of reusable IP, according to Aart de Geus, chairman and CEO, Synopsys.
During a visit to Synopsys' India design center here, de Geus said, "My view is that IP re-use is an absolutely key ingredient for modern-day design, especially when design challenges are rising with the movement towards smaller geometries."
In its ongoing study of nearly 200 active 65-nm designs, Synopsys (Mountain View, Calif.) has found that the most difficult aspects is the struggle with power consumption. "One of the techniques that we have fully implemented in our tools is the ability to run different portions of a chip at different voltages," de Geus said.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation