Lattice and Northwest Logic Deliver PCI Express X1, X4 and X8 Solutions
HILLSBORO, OR -- June 5, 2006 -- Lattice Semiconductor (NASDAQ: LSCC) today announced that Intellectual Property (IP) provider Northwest Logic has ported its PCI Express product line, consisting of x1, x4 and x8 IP cores, to LatticeSC™ (System Chip) FPGA devices. A member of the Lattice ispLeverCORE™ Connection program, Northwest Logic is a leading supplier of PCI Express, PCI-X and PCI IP cores for chip-to-chip connectivity. Together, Lattice and Northwest Logic provide a complete range of PCI Express solutions, enabling designers to quickly implement PCI Express systems on LatticeSC devices.
Northwest Logic has ported its entire PCI Express core product line using the newly released version 6.0 of Lattice’s ispLEVER® software design tool suite. Using version 6.0, Northwest Logic was able to take advantage of the LatticeSC clock boosting technology, which automates optimization of setup and clock-to-output times in register-to-register paths to improve timing performance. The core also takes advantage of the PCI Express packet support embedded in the LatticeSC’s exclusive Physical Coding Sublayer (PCS) feature, specifically the 8b/10b encoding and multi-channel alignment blocks. Northwest Logic becomes the first Lattice IP partner to take advantage of these hard-coded features in the LatticeSC FPGA.
Northwest Logic’s x1, x4 and x8 cores have successfully completed compliance testing against the PCI Express version 1.1 base specifications defined by the PCI-SIG standards organization. They have hardware-validated the x1 and x4 cores using the LatticeSC PCI Express evaluation board with the Lattice LFSC25 device, the first in a series of new 90nm (nanometer) Extreme Performance FPGAs. Northwest Logic has also verified x8 core operation when targeted at the LFSC80 device. These cores operate with significant timing margin in lower cost LatticeSC speed grades, so designers can be confident they can easily implement the cores to meet timing requirements in the most demanding of applications.
Lattice offers additional cost savings to PCI Express system designers beyond low cost speed grades. Built-in high-performance PLLs allow direct conversion of the 100 MHz spread spectrum clock (SSC) from the PCI Express connectors to a 250 MHz reference clock, while the system remains compliant with the total transmit jitter specifications of the PCI Express version 1.1 base specifications. Unlike current DLL-based FPGAs that require external jitter attenuation chips that drive up cost, Lattice delivers a single-chip PCI Express solution that eliminates the need for additional devices.
“The combination of Northwest Logic’s proven PCI Express IP core technology and the outstanding SERDES performance of LatticeSC FPGAs delivers a complete end-point solution to PCI Express system designers,” said Brian Daellenbach, president of Northwest Logic. “Lattice’s ispLEVER design tools, including the IPexpress™ tool for SERDES and PCS configuration, made porting very straightforward. The LatticeSC device performance, SERDES quality and easy-to-use tools deliver a compelling value proposition for our mutual customers. We look forward to working with Lattice customers to quickly move their PCI Express designs into production,” Daellenbach concluded.
“We see a significant shift towards PCI Express as the high-speed interface of choice for a broad spectrum of applications. This announcement underscores our commitment to PCI Express x1, x4 and x8 applications with superior device performance and world-class IP,” said Stan Kopec, Lattice corporate vice president of marketing. “We are pleased to work with Northwest Logic to offer a range of sophisticated solutions to customers needing high-speed PCI Express performance.”
About the Northwest Logic PCI Express Core
Northwest Logic provides a complete PCI Express Solution including IP Cores, Boards, Linux and Windows Drivers and GUI, enabling customers to quickly develop and validate a PCI Express design with minimal risk and cost. The cores include built-in DMA functionality, support for all available external PHYs, sophisticated status monitoring and a complete PCI Express verification suite. Northwest Logic’s PCI Express cores and boards have been PCI-SIG certified. For more information about Northwest Logic’s PCI Express Development Solution, visit http://www.nwlogic.com
About LatticeSC Extreme Performance FPGAs
Announced in February 2006, LatticeSC Extreme Performance FPGAs deliver the highest performance and most robust feature set of any programmable logic product in the industry. The LatticeSC FPGA combines up to thirty-two 3.8 Gbps SERDES channels with an innovative Physical Coding Sublayer (PCS) to provide a breadth of support for interface protocols including PCI Express, Serial RapidIO, Ethernet, Fiber Channel, XAUI and SONET/SDH. Source synchronous I/O standards such as RapidIO, HyperTransport, SPI4.2, SFI-4, UTOPIA, XGMII and CSIX, and memory standards including SDR, DDR1, DDR2, QDR2 and RLDRAM are implemented with dedicated PURESPEED™ I/O logic that delivers up to 2 Gbps parallel I/O performance. The LatticeSC device also includes exclusive MACO™ (Masked Array for Cost Optimization) pre-engineered IP in structured ASIC blocks for low cost and low power system-level integration.
The LFSC25 in the 900fpBGA package is the first LatticeSC device available and is currently sampling. Projected pricing for the basic LFSC25 in the 900fpBGA package in quantities of 25,000 for shipment in 2007 is $49.
About Northwest Logic
Northwest Logic, located in Beaverton, Oregon, is a provider of high-performance, easy-to-use IP Cores. Northwest Logic specializes in PCI Cores including PCI Express, PCI-X and PCI and Memory Controller Cores including DDR2, DDR and SDR SDRAM. Northwest Logic also provides a comprehensive array of design services including FPGA, Board and Software services. Northwest Logic is a charter member of the Lattice LEADER design services program. For more information about Northwest Logic, visit http://www.nwlogic.com
About Lattice Semiconductor
Lattice Semiconductor Corporation provides the industry’s broadest range of Field Programmable Gate Arrays (FPGA) and Programmable Logic Devices (PLD), including Field Programmable System Chips (FPSC), Complex Programmable Logic Devices (CPLD), Programmable Mixed-Signal Products (ispPAC®) and Programmable Digital Interconnect Devices (ispGDX®). Lattice also offers industry leading SERDES products.
Lattice continues to deliver “More of the Best” to its customers with comprehensive solutions for system design, including an unequaled portfolio of high performance, non-volatile and low cost FPGAs.
Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets. For more information about Lattice Semiconductor Corporation, visit http://www.latticesemi.com
|
Related News
- Northwest Logic Announces the Immediate Availability of x8 PCI Express 2.0 Solution For Xilinx Virtex-5 FXT FPGA Platform
- Northwest Logic Announces the Immediate Availability of x8 PCI Express 2.0 Solution For Xilinx Virtex-5 FXT FPGA Platform
- Altera and Genesys Logic Deliver PCI-SIG-Compliant x4 PCI Express Solution
- Programmable PCI Express Solution Announced by Lattice Semiconductor, Genesys Logic and Northwest Logic
- PLD Applications' PCI-SIG-tested x1, x4, x8 PCI Express IP Core validated for FPGA and ASIC integration
Breaking News
- September foundry sales: a tale of differing fortunes
- Exclusive Interview: Antti Rauhala Discusses CoreHW's CHW3021 Radio Front-End IC
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- DisplayPort Rx PHY and Controller IP Cores in multiple Leading Technology Nodes for Next-Generation Video SoCs
- SEMIFIVE Concluded Mass Production Contract for AI Chip with HyperAccel
Most Popular
- Intel, TSMC to detail 2nm processes at IEDM
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Efabless Unveils New Custom Chip Platform Designed for Edge ML Products
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- SensiML Expands Platform Support to Include the RISC-V Architecture
E-mail This Article | Printer-Friendly Page |