MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
IP encryption brings trust, panelists say
(07/25/2006 1:33 PM EDT)
SAN FRANCISCO — An intellectual property (IP) encryption proposal offered by Synplicity Inc. will help restore "trust" between providers and consumers, according to panelists at the Design Automation Conference here Tuesday morning. But there are tradeoffs with respect to visibility into the IP, panelists acknowledged.
Synplicity announced an open IP encryption standard June 19 and offered it to the industry. The methodology uses openly available, government-approved encryption methods combined with an encryption embedding mechanism proposed by Cadence Design Systems Inc. and included with the current Verilog 2005 release.
The approach "allows us to quickly build trust" with new customers, said Mark Brass, director of IP licensing at ARM. "There is a clear value in allowing the use of IP through an encrypted flow," he said.
E-mail This Article | Printer-Friendly Page |
Related News
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024