English
ESL panelists call for TLM standards
Richard Goering, EE Times
(07/26/2006 1:27 AM EDT)
SAN FRANCISCO, Calif. — Electronic system level (ESL) design is making considerable progress, but standards that will help make SystemC transaction-level models (TLMs) interoperable are desperately needed, according to panelists at Summit Design Automation's ESL Symposium at the Design Automation Conference here Tuesday. And with a newly-released standards roadmap from Open SystemC International (OSCI), they may get their wish.
Although SystemC establishes a language standard, users are having difficulty integrating SystemC TLMs from outside their companies into their design flows. The OSCI TLM 1.0 standard defines a set of APIs for transaction-level communications, but does not define the content of the transactions. That's a task left for the TLM 2.0 standard that's now under development.
(07/26/2006 1:27 AM EDT)
SAN FRANCISCO, Calif. — Electronic system level (ESL) design is making considerable progress, but standards that will help make SystemC transaction-level models (TLMs) interoperable are desperately needed, according to panelists at Summit Design Automation's ESL Symposium at the Design Automation Conference here Tuesday. And with a newly-released standards roadmap from Open SystemC International (OSCI), they may get their wish.
Although SystemC establishes a language standard, users are having difficulty integrating SystemC TLMs from outside their companies into their design flows. The OSCI TLM 1.0 standard defines a set of APIs for transaction-level communications, but does not define the content of the transactions. That's a task left for the TLM 2.0 standard that's now under development.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- DAC panelists call for IP reuse standards
- Mentor Graphics Announces Scalable TLM-2.0 Design Flow Using Vista and Catapult C Synthesis Electronic System Level (ESL) Design Tools
- ESL needs more work, panelists say
- Standards panel outlines ESL progress
- High-Precision 12bit ADC and 16bit ADC IP Cores Licensed to Leading Automotive Customer, Meeting Stringent Automotive Standards
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation