Verification: Automation no substitute for thought, Foster says
(07/28/2006 1:44 PM EDT)
SAN FRANCISCO — EDA can help by automating some of the "bookkeeping" aspects of verification, but ultimately that is no substitute for the thinking that goes into creating a verification plan, according to verification guru Harry Foster, a principal engineer at Mentor Graphics Corp.
Participating in panel discussion on building a verification test plan as part of the Design Automation Conference (DAC) here Thursday (July 27), Foster described the process of creating a verification plan as invaluable.
"The process of creating a verification plan allows us to truly understand the problem," Foster said.
The concept of push-button, automated design verification is not plausible, Foster indicated, because the process will always require a skilled verification engineer to put in the time and effort to decide, among other things, which blocks are good candidates for formal verification and which should be verified using simulation.
The process of verification is analogous to throwing a party, according to Ramin Hojati, founder and president of privately held EDA startup Averant Inc. Before the party, someone has to go in and decide what elements are needed as far as food, entertainment, etc., he said.
Prior to verification, "Somebody in a management position has to go in and figure out what is the chip intended to do and what needs to be tested," as well as what elements should be subjected to formal verification and which should be tested using simulation, according to Hojati, who was not included in Thursday's panel discussion.
"The mistake I see is that people jump right into writing assertions without stopping to think about what it is they are trying to verify," Foster said.
E-mail This Article | Printer-Friendly Page |
Related News
- Verification gets no respect, panel says
- Manufacturers Anticipate Completion of NVIDIA's HBM3e Verification by 1Q24; HBM4 Expected to Launch in 2026, Says TrendForce
- Truechip: Exhibiting and Showcasing Latest Verification IPs and NOC IPs at Design Automation Conference (DAC) 2023
- Total Revenue of Global Top 10 IC Design Houses for 3Q22 Showed QoQ Drop of 5.3%; Broadcom Returned to No. 2 Spot in Revenue Ranking by Overtaking NVIDIA and AMD, Says TrendForce
- Truechip Introduces Automation Products - NoC Verification and NoC Performance - for Revolutionizing the Verification Spectrum
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process