MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
Cadence Introduces Universal Verification Components; First Verification-Plan-Enabled Verification IP Integrates Compliance Management and Mixed Language Support
The new Cadence® verification component IP includes a unique executable verification plan (vPlan) that drives management of the verification process and automatically calibrates, measures and reports on protocol compliance. In addition, UVCs are the industry's only VIP that supports all standard languages backed by the IEEE, including SystemVerilog and "e" for test benches, and SystemC, VHDL, and SystemVerilog for design.
"Verifying our device's interfaces are demanding and complex," said Russell David, vice president of engineering at Clearspeed. "We selected the Cadence vPlan and have been pleased with the support and positive experience our team has had by working with Cadence."
Cadence will provide UVCs for the protocols most in demand by customers including ARM's AMBA AHB and AXI, PCI Express, Ethernet and USB. UVCs expand the existing Cadence portfolio of testbench verification IP. Each UVC is pre-verified against the protocol specifications and is based on the industry-proven Cadence Plan-to-Closure Methodology for plug-and-play adoption. Users employing this latest generation of VIP will gain access to its underlying integrated methodology that dramatically shortens bring-up and simplifies reuse of their verification environments at the block, chip and system levels. With this mix of powerful technology, methodology, and process automation-based capabilities, UVCs will provide a robust multi-language solution offering benefits for every design or verification specialist.
"As design and verification challenges continue to grow, YOGITECH is increasingly asked to share its deep expertise and verification IP to improve our customers' productivity and the predictability of their verification processes," said Silvano Motto, CEO of YOGITECH. "As a long-time Cadence Verification Alliance partner, and provider of Incisive® verification IP, we clearly see the value that vPlan-enabled UVCs will bring to our customers as they strive for protocol compliance and verification closure."
"We've seen tremendous success from thousands of customer projects using our pre-verified verification components," said Steve Glaser, corporate vice president of the Cadence Verification Division. "We're leveraging our proven expertise to deliver the next generation of multi-language universal verification components to bring our customers from plan to verification closure faster than ever."
UVCs are already in customer use today and will become more broadly available in Q3'2006.
About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2005 revenues of approximately $1.3 billion, and has approximately 5,100 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Design Systems, Inc. Hot IP
Cadence Design Systems, Inc. Hot Verification IP
Related News
- Cadence Introduces Automotive Functional Safety Verification Solution, Reducing ISO 26262 Compliance Preparation Effort by up to 50 Percent
- Cadence Extends the Open Verification Methodology Beyond SystemVerilog to Include SystemC and e Language Support
- Verisity Upgrades AHB e Verification Component; AHB e Verification Component v2.0 Adds eRM Compliance, Plus Multi-Layer and AHB-Lite Support
- Siemens introduces Questa Verification IP solution support for the new CXL 3.0 protocol
- Weebit undertakes capital raising to support accelerated growth; introduces major Israeli institutional investors onto the register
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |