Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
Cadence links with China designer for IP consulting
(08/09/2006 9:41 AM EDT)
SHANGHAI, China — An IP design center here and Cadence Design Systems Inc. are joining forces to offer IP design-in consultation services for small- and mid-sized chip companies in the Yangtze Delta area.
As part of a deal to buy Cadence tools, Cadence will assign engineers to assist designers at the Shanghai Silicon Intellectual Property Exchange on IP evaluation, validation and SoC design methodologies. The hope is that they can foster an environment where IP is safeguarded and made more affordable for designers to use.
The joint effort will be called the SSIPEX-Cadence IP Research Center. "Our goal is to establish an advanced mixed-signal IP core base and a complete system of IP design, validation and service," a SSIPEX spokesperson said.
E-mail This Article | Printer-Friendly Page |
Related News
- DB GlobalChip Deploys Cadence's Spectre FX and AMS Designer, Accelerating IP Verification by 2X
- Cadence Introduces EMX Designer, Delivering More Than 10X Increased Performance for On-Chip Passive Component Synthesis
- Faraday Reduces Packaging Design Time by 60 Percent Using Cadence OrbitIO Interconnect Designer and SiP Layout
- Cadence TSMC (China Only)
- Cadence Collaborates with Imagination Technologies to Significantly Improve Designer Productivity on PowerVR Graphics Cores Using Genus Synthesis Solution
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results