TaraCom announces GPON SerDes IP PHY in 90 nm process
Santa Clara, Calif -- August 22, 2006 -- TaraCom Integrated Products announced the completion of extensive engineering design activity in the GPON-EPON IP Phy technical requirements. TaraCom has ported the Serial ATA (SATA) core intellectual core property (IP) for integration into SoC and ASIC design. TRC2441CGA is a single Gig-bps Passive Optical Network (GPON) serializer/deserializer (SerDes) IP core, delivering high-speed serial data transmission over controlled impedance transmission media such as copper cable, PCB traces or fiber optics. The device offers a downstream data rate of 2.488 Gbps, 1.244 Gbps, and upstream data rate of 2.488 Gbps, 1.244 Gbps, 622 Mbps, and 155 Mbps and is ITU GPON (G.984.2) compliant interface. TRC2441CGA operates from a single 1.0 V supply. The device is capable of transmitting and receiving asymmetrical serial data up to 2.5 Gbps.
TaraCom third generation SerDes technology offers lowest power consumption while maintaining the industry's highest jitter tolerance. This enables the integration of the IP in SoC in the presence of multiple high speed clocks and noisy environments. The TRC2441CGA is designed to achieve the best bit-error rate (BER) performance. TRC2441CGA exceeds the jitter generation, transfer and tolerance proposed in GPON ITU specification (G.984.2)
TarCom Integated Products is soliciting ASIC and SoC Designers to participate in the Ip Design aspects to develop a universal GPON/EPON, APON application.
Dr. Reza Gholami, VP System Engineering, indicated that the TRC2441CGA is designed to achieve the best bit-error rate (BER) performance. TRC2441CGA exceeds the jitter generation, transfer and tolerance proposed in GPON ITU specification (G.984.2) High leakage of 90 nm processes are being utilized in development of high speed SerDes and Phys thru extensive simulations and migration experience gained from the 180-130-90 geometry.
Rapid growth in Fiber Access
Charlie Smaltz, Business Development Department cited that the worldwide revenue for fiber access equipment will increase at a 37% compound annual growth rate (CAGR) from $503 M in 2003 to $2.4 billion by the end of 2008 *. Mr. Smaltz cited rapid changes in bandwidth availability in Korea, Japan and Europe as the prime growth areas. Mr. Smaltz will lead the sales and marketing activity on a worldwide basis.
TaraCom focuses on customized design to further expand the application of these SerDes IPs. TaraCom offers Shuttle support, production test consultation or test development to support licensees requirements.
* IDC Market Report
|
TaraCom Integrated Products, Inc. Hot IP
Related News
- TaraCom Integrated Products and GDA Technologies Enter into Partnership to Combine Their GPON SerDes Phy IP and MAC Developed for System Designs
- TaraCom Introduces SerDes/PHY IPs in 90 and 65-Nanometer
- SkyWater Announces Availability of SRAM Memory Compiler for 90 nm Strategic Rad Hard by Process Offering
- SkyWater Licenses Key FDSOI Technology from MIT Lincoln Laboratory, Moves Up Availability of its 90 nm Strategic Rad-Hard by Process Offering
- Rambus Tapes Out 112G XSR SerDes PHY on Leading-edge 7nm Process
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |