Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
MIPS Technologies To Investigate Historical Stock Option Practices
MOUNTAIN VIEW, Calif., August 30, 2006 - MIPS Technologies, Inc. (NASDAQ: MIPS), announced today that following a company initiated voluntary review of historical stock-based compensation practices and related potential accounting impact, its board of directors has formed a special committee, consisting of independent directors, to review the Company’s historical option grant practices and the Company’s accounting for its option grants. The committee is retaining independent outside legal counsel to assist it in its review.
MIPS’ annual report on Form 10-K for its fiscal year ended June 30, 2006 is due to be filed with the Securities and Exchange Commission on or before September 13, 2006. While the committee is working to complete its review as quickly as possible, MIPS believes it is likely that the process will not be completed in a manner that will allow the annual report on Form 10-K to be filed by that date.
About MIPS Technologies
MIPS Technologies, Inc. is a leading provider of industry standard processor architectures and cores for digital consumer and business applications. The company drives the broadest architectural alliance that is delivering 32- and 64-bit embedded RISC solutions. The company licenses its intellectual property to semiconductor companies, ASIC developers, and system OEMs. MIPS Technologies and its licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products. The company is based in Mountain View, California and can be reached at (650) 567-5000 or www.mips.com.
|
Related News
- Rambus Provides Update Regarding Independent Review of Past Stock Option Practices
- MIPS Technologies Reports Third Quarter Fiscal 2007 Revenue; Update on Stock Option Investigation
- MIPS Technologies Reports Second Quarter Fiscal 2007 Revenue and Stock Option Investigation Update
- Rambus Announces Audit Committee Investigation of Historical Option Granting Practices
- Altera To Review Historical Option Practices
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |