Sci-worx's MARVIN Image Signal Processor offers Enhanced Features and Quality for Mobile Phones
Providing mobile phones with an image quality close to digital cameras
Hanover, September 11, 2006 - Sci-worx today announced the release of its third generation camera interface. After the sustained success of its predecessors the new MARVIN-5MP hits the road for future applications.
Ready to drop into customer SoC designs, the new IP is fully validated on module level / FPGA and can be shipped immediately.
The MARVIN product family provides enhanced 12bit image processing with bad pixel and lens shade correction, image stabilization, sharpening and noise filters. This enables mobile phones with an image quality close to digital cameras.
The complete solution comes with a software environment, evaluation board, support and training. “That is what our customers expect from a leading IP vendor” says Arnold Neugebauer, one of its system architects. “Our long experience and close cooperation with baseband and sensor manufacturers led to a well balanced mix of features, size and power consumption. And MARVIN is the first ISP on the market which offers SMIA and MIPI interfaces.”
The introduction of the new MARVIN-5MP underlines that sci-worx is a leading IP supplier with an excellence in customer specific designs. MARVIN-5MP is designed to be extremely scalable. For example the size can be easily adapted to suite 3, 5 or 8 megapixel designs or a unique version with modifications going to any lengths can be build.
About sci-worx
sci-worx was founded in 1990 as a microelectronics service provider. Today it is Europe's leading independent IP and Design Service provider. In addition to its headquarters in Hanover, sci-worx has branches in Braunschweig and Hamburg.
With more than 200 employees, sci-worx is one of the world's leading technology licensing and design companies specialized in multimedia and mobile applications. sci-worx combines state-of-the-art design methodology with highly optimized IP-core technology to provide its customers with premier design solutions. DesignObjects, sci-worx's synthesizable ASIC and SW cores, reduce time-to-market and risk for new IC products and applications by offering off-the-shelf solutions that can easily be integrated into larger designs. sci-worx's core verification program ensures high quality and performance of all DesignObjects. sci-worx complements its DesignObjects with a comprehensive suite of design services including analog and digital ASIC design, system integration and software development. www.sci-worx.com
|
Related News
- sci-worx Now Offers Alcatel's Ethernet Media Access Control (MAC) Soft Core Technology
- Silicon Image Acquires sci-worx, Strengthening its IP Portfolio, Engineering Resources and System-on-a-chip Design Capabilities
- sci-worx Standardizes on TransEDA's Verification Navigator for IP Qualification
- sci-worx and Japan's Toshiba Sign Strategic Agreement on IP Core Licenses
- Infineon Technologies, PacketVideo and sci-worx Deliver Mobile Multimedia to Next Generation Wireless Handsets
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |