RivieraWaves Bluetooth 5.1 low energy Baseband Controller, software and profiles
Will offshoring move U.S. chip industry to 'designless' model?
09/11/2006 8:00 AM EST
SUNNYVALE, Calif. — The offshoring of U.S. chip design jobs, a growing concern among American engineers, is beginning to show up on the agendas of technical conferences.
A panel at next week's IEEE Custom Integrated Circuits Conference (CICC) will tackle the issue in a session on Tuesday (Sept. 12) entitled, "Fabless to Designless: How Do We Manage Globalization Challenges?"
Moderated by Sudhir Aggarwal, founder of Adonics Technology, a system-on-chip design consultancy (Fremont, Calif.), the panel will address the challenges of growing design complexity and costs. Such trends, according to Aggarwal, are forcing IC companies to use more outside intellectual property. That means more offshoring of design projects to low-wage countries like India.
An emerging issue is whether increased offshoring will hasten the rise of a "designless" business model for the U.S. semiconductor industry. Panelists from around the world are expected to address that issue from a global perspective.
The panelists are: Rob Aitken, a fellow at ARM Ltd.; Paul Bromley, director of corporate strategic planning at STMicroelectronics; Mojy Chain, vice president of technology development at Altera Corp.; Bob Payne, CTO of LSI Logic Corp.; Shih-Wei Sun, senior vice president of Central R&D at United Microelectronics Corp. (UMC); and Woodward Yang, a Harvard University engineering professor.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- ChipX Purchases OKI's U.S. ASIC Business Assets and Signs Business Collaboration Agreement
- ARC CEO: 'Impatient capital' hinders U.S. IC industry
- Innovative Silicon's Z-RAM Ultra Dense Memory IP Now Backed by 10th Patent; Memory Innovator Has 41 Additional Patents Pending and 5 U.S. Applications Allowed
- India's Patni buys U.S. design house ZaiQ
- Interview: Rambus' chairman looks to the future -- Geoff Tate discusses shortage of U.S. engineers, market opportunities and demand from chipmakers
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration