Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
Simply RISC ships the S1 Core, a 64-bit Wishbone-compliant CPU Core based upon the OpenSPARC T1 microprocessor released by Sun Microsystems
Sep 14, 2006 -- Simply RISC has shipped the S1 Core, a 64-bit Wishbone-compliant CPU Core based upon the OpenSPARC T1 microprocessor released by Sun Microsystems few months ago.
The S1 Core is released under the same license of the T1, the GNU General Public License (GPL); the design is freely downloadable from the Simply RISC website at www.srisc.com and no registration is required.
One of the main purposes of Simply RISC was to keep the S1 Core environment as simple as possible to encourage developers: most of the simulation and synthesis activities are now performed with simple push-button scripts and system requirements are very easy to meet.
The environment can run on any Unix/Linux box and no commercial tools are required, since both simulation and synthesis of the Verilog files of the design can be performed using the free software Icarus Verilog.
Due to its Wishbone-compliant bus interface the S1 Core can be easily interconnected to several cores freely available on OpenCores.org to build up a System-on-a-Chip.
Due to the collaborative nature of the GPL license Simply RISC plans to add new features to the S1 Core and test them extensively over the next months with the help of the community.
|
Related News
- S1 Core, a 64-bit Wishbone-compliant CPU Core based upon the OpenSPARC T1 microprocessor, easily synthesized for Virtex-4
- Toshiba Announces Availability of Reference Board for the TX4939XBG-400 Embedded PCI-Based Microprocessor, Its Newest 64-Bit RISC Processor
- Toshiba launches new 64-Bit RISC microprocessor, its first standard processor based on high-performance TX99/H4 core and industry-leading 90nm process technology
- SuperH Announces Record-Breaking Scores for 64-bit SH-5 RISC CPU Core
- New 64-Bit RISC Microprocessor From Toshiba Consumes Only 0.6W Power At Maximum 300MHz Operating Frequency
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |