Simply RISC ships the S1 Core, a 64-bit Wishbone-compliant CPU Core based upon the OpenSPARC T1 microprocessor released by Sun Microsystems
Sep 14, 2006 -- Simply RISC has shipped the S1 Core, a 64-bit Wishbone-compliant CPU Core based upon the OpenSPARC T1 microprocessor released by Sun Microsystems few months ago.
The S1 Core is released under the same license of the T1, the GNU General Public License (GPL); the design is freely downloadable from the Simply RISC website at www.srisc.com and no registration is required.
One of the main purposes of Simply RISC was to keep the S1 Core environment as simple as possible to encourage developers: most of the simulation and synthesis activities are now performed with simple push-button scripts and system requirements are very easy to meet.
The environment can run on any Unix/Linux box and no commercial tools are required, since both simulation and synthesis of the Verilog files of the design can be performed using the free software Icarus Verilog.
Due to its Wishbone-compliant bus interface the S1 Core can be easily interconnected to several cores freely available on OpenCores.org to build up a System-on-a-Chip.
Due to the collaborative nature of the GPL license Simply RISC plans to add new features to the S1 Core and test them extensively over the next months with the help of the community.
|
Related News
- S1 Core, a 64-bit Wishbone-compliant CPU Core based upon the OpenSPARC T1 microprocessor, easily synthesized for Virtex-4
- Renode 1.4 released: 64-bit RISC-V HiFive Unleashed support, multiple Silicon Labs targets, and more
- Sun Microsystems Launches OpenSPARC Project - Ignites New Open Source Community for Breakthrough UltraSPARC T1 Processor
- Toshiba Announces Availability of Reference Board for the TX4939XBG-400 Embedded PCI-Based Microprocessor, Its Newest 64-Bit RISC Processor
- Toshiba launches new 64-Bit RISC microprocessor, its first standard processor based on high-performance TX99/H4 core and industry-leading 90nm process technology
Breaking News
- Industry Veteran Randy Allen Joins SiFive as Vice President of RISC-V Software
- AccelerComm Reduces 5G Latency by up to 16x with NR LDPC Channel Coding
- Dialog Semiconductor and Flex Logix Establish Strategic Partnership for Mixed Signal Embedded Field-Programmable Gate Arrays (eFPGA)
- Lattice Announces New Low Power FPGA Platform
- SiFive Announces New Technologies for Mission-Critical and AI Markets
Most Popular
- Xilinx Issues Statement in Response to Analog Devices Patent Infringement Lawsuit
- Andes Corvette-F1 N25 Platform Becomes one of the first RISC-V Platforms Qualified for Amazon FreeRTOS
- UltraSoC donates RISC-V trace implementation to enable true open-source development
- Synopsys Posts Financial Results for Fourth Quarter and Fiscal Year 2019
- Tech Industry Heavyweight Joins SiFive - Manoj Gujral Tapped As SVP & GM of Silicon Business Unit
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |