Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
Denali CTO: Formalize contract between hardware, software
(09/12/2006 5:37 PM EDT)
SANTA CLARA, Calif. — The semiconductor industry needs to revisit and redefine traditional boundaries between hardware and software, according to Mark Gogolewski, chief technology officer at intellectual property (IP) and EDA vendor Denali Software Inc.
Delivering the keynote address kicking off Denali's MemCon here Tuesday (Sept. 12), Gogolewski called for the industry to formalize the contract between hardware and software. This contract, he said, is represented by control registers, which represent the largest portion of a hardware functional specification or programmers guide.
"The registers go through constant change from the beginning of chip [design] to the end," Gogolewski said.
Paraphrasing an address given by Gary Smith, Gartner Dataquest's chief EDA analyst at the recent Design Automation Conference (DAC), said chip design costs have stayed relatively flat since 1997, but that overall IC development costs have grown considerably. Gogolewski, as Smith did, pointed to the cost of software development as the culprit.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- New Integration Between SpaceStudio Hardware Software Co-design and European Space Agency’s TASTE Tool Set
- Secafy selects Siemens' EDA tools for innovative hardware security development
- Arteris Releases the Latest Generation of Magillem Registers to Automate Semiconductor Hardware/Software Integration
- Initial members join CHERI Alliance to drive adoption of memory safety and scalable software compartmentalization
- Is Software and Hardware Ready for TinyML Tsunami?
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation