Rambus Showcases Silicon Verified Demo Compliant with Gen2 Revision 0.5 Specification for PCI Express
Seamlessly integrated digital controller and PHY solution for next generation PC and peripheral interconnect
Los Altos, California, United States - September 25, 2006 -- Rambus Inc. (Nasdaq: RMBS), one of the world's premier technology licensing companies specializing in high-speed chip interfaces, today announced the availability of its Gen2 Total Solution silicon demo, a complete communications interface solution featuring an integrated digital controller and PHY implementation for the next generation of PCI Express® technology. At a 5.0 Gbps transfer rate, Gen2 offers twice the bandwidth performance of its predecessor. The Gen2 demo will be introduced at the Intel Developer Forum (IDF), September 26-28, 2006; Moscone Center, San Francisco, CA.
Rambus Gen2 is a complete communications interface solution for the expected PCI Express Base Specification, revision 2.0 requirements. Rambus PHYs support the PMA and PCS layers of the PCI Express specification. Rambus digital controllers are available as root complex, switch port, end point and hybrid (end point/root complex) device types. The advanced features, bandwidth and scalability of Gen2 meet the high performance requirements of next-generation graphics, desktop, mobile, server, and consumer platforms.
"The Rambus Gen2 PHY represents the latest technology advancement in PCI Express, supporting up to 160 Gbps bandwidth," said Rich Warmke, Director of Marketing for Platform Solutions at Rambus Inc. "In addition, the Gen2 PHY functions as a multi-protocol cell for Gigabit Ethernet, XAUI and double XAUI applications."
The Gen2 demo shows a PCI Express PHY implemented in TSMC's 90nm GT process technology. Demo features include:
-
5.0 Gbps transfer rate, shown in x1 lane width
-
"Board-to cable-to board" data
-
Scope showing PHY eye diagram
-
DLL and TL transactions demonstrated with LeCroy protocol analyzer
-
Digital controller for expected PCI Express Gen2 specification (Data Link Layer and Transaction Layer) demonstrated in FPGA
An integral part of the Gen2 demo will be the PETracer™ Gen2 Summit x 16 protocol analyzer from LeCroy Corporation, a leading supplier of oscilloscopes and serial data test solutions. The first PCI Express analyzer to support 5.0 Gbps per lane, the PETracer Gen2 Summit features real-time monitoring tools that analyze response and latency of transactions, data throughput, and link utilization.
"As a strategic customer for LeCroy, Rambus was one of the first companies to bring up their Gen2 system for PCI Express with the new and advanced PETracer Gen2 Summit analyzer," said John Wiedemeier, PCI Express Product Marketing Manager at LeCroy Corporation. "Rambus customers will benefit from validated and proven solutions that have undergone rigorous testing and analysis that incorporated real-time statistics, protocol traffic summaries, detailed error reports, powerful scripting, and the ability to create user-defined test reports."
Continuing its tradition of technology leadership, Rambus is already developing PHY technology platforms to meet the data rate requirements for future generations of PCI Express. A 10-12 Gbps test vehicle targeting Gen3 data rates is expected to be ready by early 2008.
About Rambus Inc.
Rambus is one of the world's premier technology licensing companies specializing in the invention and design of high-speed chip interfaces. Since its founding in 1990, the company's patented innovations, breakthrough technologies and renowned integration expertise have helped industry-leading chip and system companies bring superior products to market. Rambus' technology and products solve customers' most complex chip and system-level interface challenges enabling unprecedented performance in computing, communications and consumer electronics applications. Rambus licenses both its world-class patent portfolio as well as its family of leadership and industry-standard interface products. Headquartered in Los Altos, California, Rambus has regional offices in North Carolina, India, Germany, Japan and Taiwan. Additional information is available at www.rambus.com.
|
Related News
- Synopsys Releases Silicon Proven 5.0 Gbps PCI Express 2.0 PHY IP
- Rambus India High-Speed I/O Design Team Achieves First Silicon Success; TSMC 90nm PCI Express* 2.5Gbps design fully characterized and compliant to specification
- Rambus Announces Comprehensive PCI Express 5.0 Interface Solution
- Synopsys DesignWare IP for 5.0 Gbps PCI Express Enables First-Pass Silicon Success for PMC-Sierra's High-Performance SoC
- Xilinx Virtex-5 FPGAs Achieve PCI Express Compliance - World's First FPGAs to Pass All v1.1 Specification Tests
Breaking News
- Jmem Tek and Andes Technology Partner on the World' s First Quantum-Secure RISC-V Chip
- Synopsys Announces Industry's First Ultra Ethernet and UALink IP Solutions to Connect Massive AI Accelerator Clusters
- Quobly announces key milestone for fault-tolerant quantum computing
- CEA-Leti Demonstrates Embedded FeRAM Platform Compatible with 22nm FD-SOI Node
- Cadence and Rapidus Collaborate on Leading-Edge 2nm Semiconductor Solutions for AI and HPC Applications
Most Popular
- SiFive Empowers AI at Scale with RISC-V Innovation
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Alphawave IP - Announcement regarding leadership transition
- Now Gelsinger is gone, what is Intel's Plan B?
- Sondrel now shipping chips as part of a complete turnkey project
E-mail This Article | Printer-Friendly Page |