Digital Power Grid Overlay -- 20% to 40% Total Digital Dynamic Power Reduction
ARM, Denali, Intel, Rambus, Samsung, and Synopsys Collaborate on DDR PHY Interface Specification for DDR-DRAM Memory System Design
The DDR PHY Interface (DFI) specification defines an interface protocol between memory controller logic and PHY interfaces, with a goal of reducing integration costs while enabling performance and data throughput efficiency. The protocol defines the signals, timing, and functionality required for efficient communication across the interface. The specification is designed to be used by developers of both memory controllers and PHY designs, but does not place any restrictions on the how the memory controller interfaces to the system design, or how the PHY interfaces to the DRAM devices.
Specification available for download now at: http://www.ddr-phy.org/
|
Related News
- Industry Collaboration Marches Ahead with Official Release of DDR PHY Interface Specification Version 2.0 Accelerating DDR Memory System Development
- Synopsys' DesignWare DDR PHY Compiler Eases Integration of Memory Interface IP
- Synopsys and Samsung Collaborate to Deliver Broad IP Portfolio Across All Advanced Samsung Foundry Processes
- Advanced DDR Memory Interface PHY's and Controllers IP Cores available in advanced process nodes including TSMC 7FFC
- DFI Group Releases Initial Version of the DFI 5.0 Specification for High-Speed Memory Controller and PHY Interface
Breaking News
- Packetcraft Delivers Bluetooth Software Enabling Channel Sounding to Early Access Licensees
- QuickLogic Releases Aurora 2.6 with Expanded Operating System Support and Up to 15% Faster Performance
- Rapid Silicon Introduces Revolutionary Rapid eFPGA Configurator for Hassle Free Embedded FPGA Evaluation
- Silvaco Announces Launch of Initial Public Offering
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
Most Popular
E-mail This Article | Printer-Friendly Page |