Small-size ISP (Image Signal Processing) IP ideal for AI camera systems.
Dr. Ford Tamer, Senior Vice President at Broadcom, Joins eASIC's Board of Directors
SANTA CLARA, Calif. -- Oct. 17, 2006 -- eASIC Corporation, a provider of Programmable ASIC products including Structured ASIC and Configurable Logic IP, today announced that Dr. Ford Tamer, Senior Vice President and General Manager of the Enterprise Networking Group at Broadcom, has joined the company's board of directors. eASIC's management team can draw upon Tamer's extensive industry experience, both as an entrepreneur who has led companies to successful acquisitions, and as a top executive in multi-billion dollar organizations.
"Ford brings a wealth of knowledge and experience to eASIC from having founded and co-founded successful high-tech companies," said Ronnie Vasishta, CEO of eASIC corporation. "We are very excited to have Ford join our Board of Directors. eASIC will benefit from his strategic business acumen. I look forward to working with Ford on our plan to deliver innovative Programmable ASIC solutions, starting with our recently introduced 90nm Nextreme product family."
Dr. Tamer joined Broadcom in June 2002 and is currently Senior Vice President and General Manager of the Enterprise Networking Group. Previously, from 1998 to 2002 Dr. Tamer co-founded and served as the President and Chief Executive Officer of Agere, Inc., a semiconductor manufacturer, until it was acquired by Lucent Microelectronics. Following the acquisition, he served as Vice President at Lucent's Agere Systems business unit. Prior to founding Agere, he was part of the founding executive teams at Dazel Corporation (which was acquired by Hewlett-Packard) and at MegaKnowledge (which was acquired by IntelliCorp). Dr. Tamer received an M.S. and a Ph.D. in Engineering from the Massachusetts Institute of Technology.
"eASIC offers a disruptive technology that allows customers to create their own tailor-made ASICs at a fraction of the cost of FPGAs, and with much faster time-to-market than traditional cell-based ASICs," said Ford Tamer. "eASIC provides customers affordable customization for product differentiation, with no upfront NRE, and with efficient gate density. I look forward to working with eASIC's management team and board members."
About eASIC
eASIC offers breakthrough Structured ASIC products called Programmable ASICs, including Configurable Logic IP, aimed at dramatically reducing the overall fabrication cost and time of customized, high-performance semiconductor chips. Its patented architecture enables rapid and low-cost ASIC and SoC (System-on-Chip) designs through innovative use of programmable logic technology coupled with single Via-layer customizable routing. With just one Via layer to customize, Direct-write e-Beam processing becomes possible at 10x the pace, thereby enabling eASIC to offer NRE-free Programmable ASIC devices. eASIC's technology has been successfully proven in silicon and validated by world-class semiconductor vendors.
Founded in 1999, eASIC Corporation is a privately held company, headquartered in Santa Clara, California. Investors include Vinod Khosla, Kleiner Perkins Caufield and Byers (KPCB), Crescendo Ventures, and Evergreen Partners.
|
Related News
- Cisco Senior Vice President of Engineering Pankaj Patel Joins eASIC Board of Directors
- Former Apple and Broadcom Executive, Dr. Edward H. Frank, Joins eASIC Board of Directors
- Former NetLogic CEO and Broadcom Executive, Ron Jankov, Joins eASIC Board of Directors
- eASIC Appoints Distinguished ASIC Expert Dr. Ranko Scepanovic as Senior Vice President of Advanced Technology
- Dr. Edward C. Ross, President Emeritus of TSMC, Joins Open-Silicon Board of Directors
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |