TSMC 3nm (N3E) 1.2V/1.8V I3C Libraries, multiple metalstacks
ChipX and Northwest Logic announce a complete 667Mbps DDR/DDR2 SDRAM Structured ASIC solution
Update: GigOptix, Inc. Announces Acquisition of ChipX (November 10, 2009)
Santa Clara - October 18, 2006 ChipX Inc., Structured ASIC Leader, and Northwest Logic offer a complete DDR/DDR2 SDRAM solution with speeds up to 667Mbps, including a DDR/DDR2 PHY and DDR/DDR2 SDRAM Controller Cores for use on all CX6000 Structured ASIC products.All DDR/DDR2 SDRAM chip designs require close integration of the physical interface (PHY) with both the chip process and the memory controller core in order to meet tight memory timing requirements. Third-party PHY designs often require extensive custom engineering to meet performance specifications of a specific process, and often do not integrate well with the target memory controller core, leading to a significant challenge for the chip designer.
The ChipX solution solves this design challenge by offering a DDR/DDR2 PHY design built entirely out of logic cells (X-Cells™) on the CX6000 130nm family of Structured ASIC products. This PHY has been integrated and verified with the configurable memory controller cores from Northwest Logic. The ChipX DDR/DDR2 PHY can be placed next to any CX6000 I/O bank and supports any bus width in 8 bit increments. Because the PHY design is implemented as an overlay and does not reside in the basic gates, there is no penalty if it is not placed.
The Northwest Logic DDR and DDR2 Memory Controller Cores provide extremely high bus efficiency using Request Reordering, Bank Management and Look-Ahead processing. The cores can also be configured during design or real-time to work with any memory configuration. Northwest Logic also provides separate ECC, Read-Modify-Write, and Multi-Port Front-End add-on modules to enable each design to be optimally configured. The cores support the very high memory clock rates and have a minimal gate count.
“The ChipX DDR/DDR2 PHY solution is unique, because customers get the maximum performance without any integration effort, yet don’t pay any penalty for the flexibility this design offers”, said Wouter Suverkropp, Director of Marketing at ChipX. “If a DDR/DDR2 SDRAM solution is required, the DDR/DDR2 PHY and memory controller core are placed in the CX6000 fabric as a firm macro with guaranteed performance. If you don’t need such a solution, you just use the gates for something else, without any overhead.”
"The integration of the ChipX DDR/DDR2 PHY with the Northwest Logic DDR and DDR2 memory controllers provides a high-performance, easy-to-use SDRAM solution", said Brian Daellenbach, President of Northwest Logic. “Customers can use this solution to quickly develop and bring to market chips that incorporate a DDR/DDR2 SDRAM interface”.
The ChipX DDR/DDR2 PHY is shipping in customer silicon today, and is available as a macro on any CX6000 130nm Structured ASIC, including an extensive range of products with USB 2.0 HS OTG and PCI Express. For more information, contact www.chipx.com or call +1 408 988 2445
Northwest Logic’s DDR/DDR2 SDRAM Controllers are shipping in silicon today and are fully available. For more information, contact www.nwlogic.com or call 503-533-5800 x309.
About ChipX
ChipX, Inc. is a pioneer and leading manufacturer of late-stage programmable application-specific integrated circuits, or Structured ASICs. The company's innovative, patented technology consolidates wafer production tooling, reduces time-to-market and minimizes the total cost to profit. ChipX Structured ASIC technology is widely used in consumer equipment, computing peripherals, communication systems, industrial control, medical equipment, instrumentation and military/aerospace systems. For more information about ChipX families of Structured ASICs, please visit www.chipx.com. Headquartered in Santa Clara, CA, ChipX is a privately held corporation, founded in the U.S. in 1989. A subsidiary, ChipX (Israel) Ltd., performs Research & Development. Investors include Elron Electronic Industries, Ltd. (NASDQ: ELRN), VantagePoint Venture Partners, Wasserstein Venture Capital, Newlight Associates, Parker Price Venture Capital, UMC, Needham Capital Partners and Insite Capital.
About Northwest Logic
Northwest Logic, founded in 1995 and located in Beaverton, Oregon, provides high-performance, easy-to-use IP cores for FPGAs and ASICs. These IP cores include memory controller, PCI Express and PCI cores.
Key benefits of Northwest Logic’s IP cores include:
- High performance – support high clock rate and high throughput
- Easy to use – simple user interface, easy to configure, etc.
- Fully hardware validated
- Provided with a comprehensive verification suite
- Support for Chipx Structured ASIC platform and FPGA prototyping
- Development boards and driver support available
- Top quality technical support
- Customization and integration services available
|
Related News
- Altera and Northwest Logic Deliver Hardware-Proven 667-Mbps DDR2 SDRAM Interface Solution
- eASIC and Northwest Logic Deliver Low Cost, Silicon-Proven, 533 Mbps DDR2 SDRAM Solution
- LSI Logic Unveils Industry's Highest Speed DDR-2 SDRAM Physical Layer Memory Interface
- Altera and AMPPSM Partner Northwest Logic Announce 266-MHz DDR SDRAM Controller
- Mentor Graphics, Northwest Logic, and Krivi Semiconductor Announce Availability of Complete DDR4 SDRAM IP Design and Verification Solution
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |