Embedded FPGA to reach 65-nm in 2007, says M2000
(10/31/2006 7:51 AM EST)
PARIS — Claiming to be already delivering the densest embedded FPGA (eFPGA) at the 90-nanometer manufacturing node, M2000 SA is in the process of preparing FPGA intellectual property targeting 65-nanometer designs. The first 65-nm tapeout is expected during the first half of 2007, the company said.
"What we are doing here is much more than a mere porting [the 90-nm design] as we are enhancing our cell structure, by adding hardwired operators," said Frederic Reblewski, chief executive officer of M2000 (Paris, France). This addition eliminates the need to program basic operators, such as adders, in the lookup tables and as a result, embedded functions execute much faster while using the same amount of silicon, he explained.
E-mail This Article | Printer-Friendly Page |
|
Related News
Breaking News
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
- M31 Successfully Validates 5nm IP Solution to Empower Global AI Applications
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
Most Popular
- Rivos Raises More Than $250M Targeting Data Analytics and Generative AI Markets
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- CMC Microsystems and AIoT Canada Sign Memorandum of Understanding to support IoT and semiconductor ecosystem growth in Canada
- Microchip Technology Acquires Neuronix AI Labs