Cadence Aligns with IBM to Accelerate ASIC Design with Cadence Logic-Design Team Technology
- IBM 65-nm ASIC Design Kit to Incorporate Cadence Synthesis and Test Technologies;
- Companies Will Jointly Support ASIC Kit Customers
The collaboration offers IBM's ASIC customers a proven way to address logic- design challenges before handoff to IBM, accelerating the completion of higher quality designs. ASIC customers will gain access to Cadence Test and Synthesis technologies when they receive the 65-nanometer IBM ASIC design kit.
"For nearly two years, IBM has worked closely with Cadence to ensure that our ASIC clients continue to benefit from a differentiated test methodology that helps reduce their test development resources by implementing automated test pattern generation and diagnosis," said Rich Busch, director, ASIC Products Business Unit, IBM Technology Collaboration Solutions. "This has been accomplished by using Cadence synthesis and test technologies which are key components of our methodology to deliver industry leading shipped-product quality level (SPQL)."
"We are delighted about the outcome of this effort with IBM and the benefits our ASIC customers will gain," said Jim Miller, executive vice president, Products and Technologies Organization. "The new design kit, leveraging Cadence technologies, will enable ASIC customers to complete 65-nanometer ASIC designs more predictably and with fewer iterations."
About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2005 revenues of approximately $1.3 billion, and has approximately 5,200 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence Genus Synthesis Solution Enables Toshiba to Complete a Successful ASIC Tapeout with a 2X Logic Synthesis Runtime Improvement
- Kudelski IoT and Dolphin Design unite to accelerate secure ASIC and IP projects
- Phison Deploys Cadence Cerebrus AI-Driven Chip Optimization to Accelerate Product Development
- Cadence Unveils New Palladium Z2 Apps with Industry's First 4-State Emulation and Mixed-Signal Modeling to Accelerate SoC Verification
- Cadence Acquires Invecas to Accelerate System Realization
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |