400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
eSilicon Enables Mistletoe Technologies Security System on a Chip
eSilicon provided Mistletoe with a full range of ASIC implementation expertise and support, including IP integration, physical design, Design-for-Test (DFT), IO and packaging design and assembly, and testing and qualification/characterization services for initial silicon prototypes and volume production.
“The Mistletoe SoC design was extremely challenging from a design perspective, as it incorporated several processing elements with tightly coupled memories, including high-speed external memory interfaces,” said Hao Nham, vice president and general manager of design services for eSilicon. “eSilicon and Mistletoe worked closely together on an optimal floorplan and layout, as well as proper IO design, to achieve their target performance requirements.”
“eSilicon enabled us to achieve first-pass success on our security SoC product,” added Kevin Rowett, Chief Technology Officer for Mistletoe Technologies. “Their attention to detail and exemplary system design enabled us to bring to market a highly reliable, high-performance security SoC.”
The companies also achieved first-pass success of the advanced flip-chip package. This was done by using an integrated approach for the package design and analysis, including custom design and layout of the high-speed memories, a redistribution layer (RDL) design, bump placement and substrate routing, and comprehensive noise modeling and analysis.
About eSilicon
eSilicon combines design and production expertise to develop and manufacture custom integrated circuits for leading electronics companies. The company offers system OEMs and fabless semiconductor companies a flexible, low-cost, lower-risk path to application-specific silicon. eSilicon delivers chips customized for a wide variety of applications including consumer, computer, communications and industrial devices. For more information, visit www.esilicon.com.
About Mistletoe Technologies
Headquartered in Cupertino, California, Mistletoe Technologies is shipping the industry’s first complete Security SoC (System-on-a-Chip), a comprehensive VPN/Firewall/Denial of Service (DoS) prevention appliance in silicon, running at multi-Gigabit speed. OEMs can now offer breakthrough performance and features bringing unmatched value to their end users. Mistletoe Technologies was founded in December 2002 and has received a total of $25M of funding from leading VC firms Sevin Rosen Funds, Worldview Technology Partners and Incubic Venture Capital. Further information on the company can be found at www.mistletoetech.com.
|
Related News
- SafeNet Announces Inline IPSec Security Engine for System on Chip Designs; Silicon-Proven IP Enables OEMs to Build Gigabit VPN Security into High Performance Processors
- Faraday Receives ISO/IEC 27001:2022 Certification for Information Security Management System
- VisualSim Antenna System Designer enables simulation of Antenna and Communication Systems
- Synopsys AI-Driven Design System Enables Renesas to Achieve Breakthrough in Productivity
- Lattice Extends Industry-leading Security and System Control to Automotive Applications
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |