Pressures tilt wireless apps toward System-in-Package (SiP)
(11/22/2006 1:04 PM EST)
System-in-Package (SiP) technology has begun to challenge SoC implementations as a high-level design strategy for selected wireless applications because of lengthening SoC design cycles and other factors.
Speaking at a meeting of the Wireless Communications Alliance (WCA), three representatives of chip design houses specializing respectively in Wi-Fi, UWB and WiMAX noted that the SoC vs. SiP decision is still a difficult one.
But as many of SiP's manufacturing and design-tool are being resolved, it is becoming a viable option in cases were a quick development cycle is needed, an advanced IC process technology node is to be utilized, when the system integrates multiple radios (cell phone, Wi-Fi and Bluetooth, for example) or when the protocol to be instantiated in silicon has not had its final standards vote.
Winston Sun, a senior member of the technical staff at Wi-Fi chip vendor Atheros Communications, said that design cost and development time of SoC technology tends to rise exponentially as design complexity increases. On the other hand, Sun said, cost and development time track more or less linearly with design complexity with SiP technology.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Sequans Provides Chips to USI to Develop Mobile WiMAX End User Devices and System-in-Package (SIP) Modules
- Fukuoka Intelligent Cluster Laboratory Chooses eASIC’s Nextreme Devices for its Unique System-in-Package (SiP) Development
- Inapac Technology Releases New DRAM IP Designs Optimized for System-in-Package (SiP) Applications
- System-in-package (SIP) may not be that simple
- High Cost of SOC Forces Look at system-in-package (SiP)
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation