Cadence strengthens Verification Alliance program in India by adding 13 new partners
Program Helps Customers Tap into a Ready Resource of Experts in Cadence Verification Technology and Methodology
BANGALORE, India, November 28, 2006 -- Cadence Design Systems (India) Pvt Ltd., the Indian branch of Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that 13 new partners have joined its Cadence® Verification Alliance Program, a global partner network of consulting companies with skills in verification consulting services, verification IP development, and training for Cadence customers. The companies include GDA Technologies, Ingot Systems, Innovaide, IntelliProp, KPIT Cummins Infosystems, Manipal Dot Net, Mindtree Consulting, nSys, Oski Technology, Silicon Interfaces, StellarIP, Tata Elxsi, and TES PV Electronic Solutions.
"We have been part of the Cadence Verification Alliance Program in India for the past three years," said Samir Shroff, director, ASIC design, eInfochips. "The partnership has enabled us to help our customers be more productive with Cadence technologies, develop verification IP that dramatically accelerate our customers' verification process, and substantially reduce the risk associated with incomplete verification for our customers."
Verification is one of the most critical stages in getting products to market on time, for customers across industry segments. As design complexity increases, verification challenges escalate exponentially, making expertise in verification technologies and methodology imperative. Through this program, Cadence will help its Verification Alliance partners enhance their existing competencies in the industry-leading Incisive® Plan-to-Closure Methodology and Cadence's comprehensive verification technologies. This enables the partners to provide customers advanced consulting and training for Cadence verification solutions. In addition, Verification Alliance partners will be able to contribute reusable verification IP to the Cadence OpenChoice IP Program, an online catalog of IP that eases both design and verification challenges.
"There is significant expertise in the area of front-end design and verification in India. The Verification Alliance Program enables us to tap into and develop that expertise for greater value to our customers by providing crucial verification IP and services," said Jaswinder Ahuja, corporate vice president and managing director, Cadence Design Systems (India) Pvt. Ltd. "The Verification Alliance Program contributes to the Indian semiconductor ecosystem by providing valuable verification resources and market access that will ultimately reduce the risks of getting products to market on time, every time."
The Verification Alliance Program was launched in 1999 by Verisity Design Systems, Inc., a company Cadence acquired in 2005, and a leader in verification process automation solutions. With these new partners from India, Cadence now has more than 50 highly skilled partners worldwide with over 500 verification experts addressing customers' verification challenges.
About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2005 revenues of approximately $1.3 billion, and has approximately 5,200 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Chartered Strengthens 0.13-Micron and 0.18-Micron Solutions with Enhanced Design Services Alliance Program
- Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification
- Andes Technology Strengthens the RISC-V EasyStart Alliance to 15 ASIC Design Service Partners
- Synopsys Extends Verification FastForward Program, Enabling Cadence Incisive and Mentor Graphics Questa Users to Adopt VCS Simulation with Fine-Grained Parallelism Technology
- HDL Design House Joins the Cadence IP Alliance Program
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |