MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
Intel to use Newmonics' PERC with Xscale processor
Intel to use Newmonics' PERC with Xscale processor
By Loring Wirbel, EE Times
December 17, 2001 (1:14 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011217S0032
LISLE, Ill. Newmonics Inc. has received a third round of funding of undisclosed size from Intel Capital, the venture arm of Intel Corp. Intel has agreed to use Newmonics' PERC Java virtual machine as part of its Xscale processing architecture, and Newmonics plans to optimize PERC for use in such applications. Founded in 1996, Newmonics originally offered its PERC development environment for wireless and transportation applications. Last May, the company expanded into internetworking with its "PERC for Intelligent Networks" program, teaming with Metrowerks Inc. to add the latter company's CodeWarrior tools to the PERC suite. The version of PERC optimized for Intel processors will be offered in early customer licenses in January, followed by general availability in the second quarter of 2002.
Related News
- Intel's XScale architecture debuts in network-processor chip set
- Synopsys Demonstrates Industry's First PCI Express 5.0 IP Interoperability with Intel's Future Xeon Scalable Processor
- Dialog Semiconductor delivers critical system power management for tablets based on the next generation Intel Atom processors
- UBM TechInsights takes first look inside Intel's latest Ivy Bridge processor
- Tensilica Confirms New Intel Media Processor for Consumer Electronics Devices Uses Company's HiFi 2 Audio Processor
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |