Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
TurboConcept's TC1000WiMAX turbo decoder Core incorporated in Sequans' WiMAX chips
Paris and Brest, France -- December 11, 2006 -- TurboConcept announced that Sequans Communications is using TurboConcept’s Convolutional Turbo Decoder technology, TC1000WiMAX, in its fixed and mobile WiMAX semiconductor solutions based on the IEEE 802.16 standards. The use of turbo codes allows significant link budget gain over legacy forward error correction codes. Sequans’ products exploit the full benefits of TurboConcept’s advanced decoder solution. “TurboConcept’s TC1000WiMAX core gives us the best error correction performance possible from the turbo code and the best complexity vs. performance implementation results,” said Bertrand Debray, Sequans VP of engineering. “The integration of the core within our PHY layer hardware proved to be very smooth and effective. The core is now used in all our WiMAX semiconductor solutions for both fixed and mobile profiles and field measurements confirm excellent performance.”
“Sequans is a key player in the WiMAX semiconductor business, with industry leading base station and subscriber station solutions for both fixed and mobile WiMAX profiles. We are pleased to contribute to this success”, said Nathalie Brengarth, co-founder & CEO, TurboConcept.
TC1000WiMAX Core is a turbo encoder/decoder technology giving the best performance available from the turbo code specified in WiMAX fixed and mobile profiles. The Core can be configured to support the complete set of functionalities (block size, modulations) or a reduced set in a low complexity version. The Core fits in a low complexity budget and has built-in power consumption reduction features. Three different throughput levels can be selected before Core synthesis to adapt to the system needs.
The Core is available on mainstream FPGA platforms and ASIC processes.
About TurboConcept:
TurboConcept is a leading provider of Intellectual Property Cores for advanced FEC (Forward Error Correction) techniques – Turbo and LDPC codes. TurboConcept has a large catalogue of Convolutional and Product Turbo Codes and LDPC solutions for satellite and wireless communications markets. Specific standards covered by our Cores are: DVB-RCS, DVB-S2, WiMAX, HomePlug, CCSDS. We offer to our customers the best throughput vs. complexity trade-offs in hardware-proven, mature Cores. Our solutions are optimized for mainstream FPGA devices and ASIC technologies. For more information please visit www.turboconcept.com
About Sequans
SEQUANS Communications is a leading supplier of fixed and mobile WiMAX silicon and software based on 802.16 standards. Offering both base station and subscriber station systemon- chips (SoCs) for both fixed and mobile WiMAX (802.16-2004 and 802.16e-2005), Sequans offers equipment manufacturers an all-in-one solution with full MAC and PHY functionality, enabling them to build a complete range of WiMAX network components: high-end macro and pico base stations, outdoor and indoor subscriber terminals, home gateways, and all types of mobile devices. Sequans, along with its RF partners, provides the most complete WiMAX solution available to system manufacturers today. Sequans is based in Paris, France, with offices in the USA, Israel and Singapore. Please visit www.sequans.com.
|
Related News
- Design Art Networks selects TurboConcept FEC solutions
- TurboConcept's WiMAX Turbo Code IP Core for LatticeSC FPGA Devices
- Chips&Media Pioneering With The World's First Real-time Multi-Standard Decoder, including AV1, HW IP, WAVE517
- Chips&Media Delivers The World's First Commercial AV1 Hardware Decoder IP, WAVE510A
- World's first Chinese AVS2 decoder IP release by Chips&Media
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |